{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:46:22Z","timestamp":1759146382637},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/jssc.2011.2164293","type":"journal-article","created":{"date-parts":[[2011,9,23]],"date-time":"2011-09-23T15:11:20Z","timestamp":1316790680000},"page":"2458-2468","source":"Crossref","is-referenced-by-count":22,"title":["Low-OSR Over-Ranging Hybrid ADC Incorporating Noise-Shaped Two-Step Quantizer"],"prefix":"10.1109","volume":"46","author":[{"given":"Omid","family":"Rajaee","sequence":"first","affiliation":[]},{"given":"Seiji","family":"Takeuchi","sequence":"additional","affiliation":[]},{"given":"Mitsuru","family":"Aniya","sequence":"additional","affiliation":[]},{"given":"Koichi","family":"Hamashita","sequence":"additional","affiliation":[]},{"given":"Un-Ku","family":"Moon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342735"},{"key":"ref11","first-page":"166","article-title":"An 11-bit 330 MHz 8X OSR delta-sigma modulator for next-generation WLAN","author":"paramesh","year":"2006","journal-title":"Proc IEEE VLSI Circuits Symp"},{"key":"ref12","first-page":"174","article-title":"An 80 MHz 4x oversampled cascaded delta sigma-pipelined ADC with 75 dB DR and 87 dB SFDR","author":"bosi","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1886","DOI":"10.1049\/el:19951307","article-title":"single-loop delta-sigma modulator with swing suppression","volume":"31","author":"coban","year":"1995","journal-title":"Electronics Letters"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021916"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/el:20082717"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010542"},{"key":"ref17","first-page":"69","article-title":"A 94 dB SFDR 78 dB DR 2.2 MHz BW multi-bit delta-sigma modulator with noise shaping DAC","author":"chen","year":"2007","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042246"},{"key":"ref19","first-page":"1","article-title":"A 1.2 V, 78 dB HDSP ADC with 3.1 V input signal range","author":"rajaee","year":"2010","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref4","first-page":"125","article-title":"A two-step quantization <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Sigma \\Delta$<\/tex><\/formula>-modulator architecture with cascaded digital noise cancellation","author":"lindfors","year":"2000","journal-title":"Proc IEEE Int Conf Electronics Circuits and Systems (ICECS)"},{"key":"ref3","first-page":"1156","article-title":"A 4th order single-loop delta-sigma ADC with 8-bit two-step flash quantization","author":"cheng","year":"2004","journal-title":"Proc IEEE Int Symp Circuits and Systems (ISCAS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541642"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.881825"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.890295"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032258"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/9780470546772"},{"key":"ref1","author":"kester","year":"2005","journal-title":"Data Conversion Handbook"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.643648"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6056707\/06021344.pdf?arnumber=6021344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:04Z","timestamp":1633909624000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6021344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":19,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2164293","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,11]]}}}