{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:01:59Z","timestamp":1761580919789},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/jssc.2011.2164710","type":"journal-article","created":{"date-parts":[[2011,9,28]],"date-time":"2011-09-28T03:26:14Z","timestamp":1317180374000},"page":"131-140","source":"Crossref","is-referenced-by-count":16,"title":["A 1.6 V 1.4 Gbp\/s\/pin Consumer DRAM With Self-Dynamic Voltage Scaling Technique in 44 nm CMOS Technology"],"prefix":"10.1109","volume":"47","author":[{"given":"Hyun-Woo","family":"Lee","sequence":"first","affiliation":[]},{"given":"Ki-Han","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Young-Kyoung","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Ju-Hwan","family":"Sohn","sequence":"additional","affiliation":[]},{"given":"Nak-Kyu","family":"Park","sequence":"additional","affiliation":[]},{"given":"Kwan-Weon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Young-Jung","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Byong-Tae","family":"Chung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859879"},{"key":"ref11","first-page":"256","article-title":"A 45 nm 3.5 G baseband-and-multimedia application processor usingadaptive body-bias and ultra-low-power techniques","author":"gammie","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.661211"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.993071"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373610"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373409"},{"key":"ref16","first-page":"389","article-title":"A distributed critical-path timing monitor for a 65 m high-performance microprocessor","author":"drake","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"ref18","year":"0","journal-title":"ITRS2010"},{"key":"ref19","first-page":"670","article-title":"Design and implementation of the POWER5 microprocessor","author":"clabes","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696091"},{"key":"ref3","first-page":"282","article-title":"A 0.1-to-1.5 GHz 4.2 mW all-digital DLL with dual duty-cycle correction circuit and update gear circuit for DRAM in 66 nm CMOS technology","author":"yun","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838021"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523227"},{"key":"ref2","first-page":"140","article-title":"A 1.6 V 3.3 Gb\/s GDDR3 DRAM with dual-mode phase-and delay-locked loop using power-noise management with unregulated power supply in 54 nm CMOS","author":"lee","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433997"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373608"},{"key":"ref20","first-page":"283","article-title":"High-performance and low-voltage challenges for sub-45 nm microprocessor circuits","author":"krishnamurthy","year":"2005","journal-title":"Proc 5th IEEE Int Conf ASIC (ASICON)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2053395"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6109882\/06025220.pdf?arnumber=6025220","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:05Z","timestamp":1633909625000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6025220\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":21,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2164710","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,1]]}}}