{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T16:13:40Z","timestamp":1764432820093},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/jssc.2011.2164732","type":"journal-article","created":{"date-parts":[[2011,9,28]],"date-time":"2011-09-28T03:26:14Z","timestamp":1317180374000},"page":"141-150","source":"Crossref","is-referenced-by-count":30,"title":["A Low-Voltage 1 Mb FRAM in 0.13 $\\mu$m CMOS Featuring Time-to-Digital Sensing for Expanded Operating Margin"],"prefix":"10.1109","volume":"47","author":[{"given":"Masood","family":"Qazi","sequence":"first","affiliation":[]},{"given":"Michael","family":"Clinton","sequence":"additional","affiliation":[]},{"given":"Steven","family":"Bartling","sequence":"additional","affiliation":[]},{"given":"Anantha P.","family":"Chandrakasan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825241"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1063\/1.1621730"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488748"},{"key":"ref13","first-page":"9","article-title":"High-density 8 Mb 1T-1C ferroelectric random access memory embedded within a low-power 130 nm logic process","author":"summerfelt","year":"2007","journal-title":"Proc 9th IEEE Int Symp Application of Ferroelectric"},{"key":"ref14","first-page":"38","article-title":"A nonvolatile ferroelectric RAM with common plate folded bit-line cell and enhanced data sensing scheme","volume":"426","author":"jeon","year":"2001","journal-title":"IEEE Int Solid-State Circuits Conf Dig"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1973.4327349"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.280694"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"146","DOI":"10.1109\/JSSC.2002.806265","article-title":"A CMOS voltage reference based on weighted <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Delta V_{GS}$<\/tex> <\/formula> for CMOS low-dropout linear regulators","volume":"38","author":"leung","year":"2003","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"1536","DOI":"10.1109\/JSSC.2007.899077","article-title":"A sub-1-V, 10 ppm\/<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{\\circ}{\\rm C}$<\/tex><\/formula>, nanopower voltage reference generator","volume":"42","author":"devita","year":"2007","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2084450"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746342"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433921"},{"key":"ref6","first-page":"262","article-title":"A scalable shield-bitline-overdrive technique for 1.3 V chain FeRAM","author":"takashima","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"535","DOI":"10.1109\/IEDM.2002.1175897","article-title":"Demonstration of a 4 Mb, high density ferroelectric memory embedded within a 130 nm, 5 LM Cu\/FSG logic process","author":"moise","year":"2002","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015109"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332588"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007160"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922712"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2001.934216"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.916028"},{"key":"ref22","first-page":"124","article-title":"World smallest 0.34 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox{m}}$<\/tex> <\/formula> COB cell 1T1C 64 Mb FRAM with new sensing architecture and highly reliable MOCVD PZT integration technology","volume":"0 0","author":"kang","year":"2006","journal-title":"Proc IEEE Symp VLSI Technology"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908001"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2098210"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906195"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6109882\/06025222.pdf?arnumber=6025222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:06Z","timestamp":1633909626000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6025222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":24,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2164732","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,1]]}}}