{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:41:27Z","timestamp":1774964487522,"version":"3.50.1"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/jssc.2011.2164961","type":"journal-article","created":{"date-parts":[[2011,10,5]],"date-time":"2011-10-05T20:08:47Z","timestamp":1317845327000},"page":"2821-2833","source":"Crossref","is-referenced-by-count":120,"title":["A 480 mW 2.6 GS\/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS"],"prefix":"10.1109","volume":"46","author":[{"given":"Kostas","family":"Doris","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erwin","family":"Janssen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Claudio","family":"Nani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Athon","family":"Zanikopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gerard","family":"van der Weide","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","year":"0","journal-title":"Data Over Cable Service Interface Specifications DOCSIS3 0"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/4.210039"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342768"},{"key":"ref32","first-page":"464","article-title":"An 11b 800 MS\/s time-interleaved ADC with digital background calibration","author":"hsu","year":"2007","journal-title":"IEEE ISSCC Dig"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006334"},{"key":"ref37","volume":"126","author":"razavi","year":"1995","journal-title":"Principles of Data Conversion System Design"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012329"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.841033"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836242"},{"key":"ref10","first-page":"387","article-title":"A 30 fJ\/conversion-step 8b 0-to-10 MS\/s asynchronous SAR ADC in 90 nm CMOS","author":"harpe","year":"2010","journal-title":"IEEE ISSCC Dig"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2003.1201672"},{"key":"ref11","first-page":"248","article-title":"A 14b 40 MS\/s redundant SAR ADC with 480 MHz clock in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS","author":"hesener","year":"2007","journal-title":"IEEE ISSCC Dig"},{"key":"ref12","first-page":"380","article-title":"A 12b 22.5\/45 MS\/s 3.0 mW 0.059 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^2$<\/tex><\/formula> CMOS SAR ADC achieving over 90 dB SFDR","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig"},{"key":"ref13","first-page":"386","article-title":"A 10b 100 MS\/s 1.13 mW SAR ADC with binary-scaled error compensation","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig"},{"key":"ref14","year":"0","journal-title":"ADC12D1x00 12-bit ADC Family"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164961"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/81.915383"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2004.834046"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057717"},{"key":"ref19","author":"doris","year":"2004","journal-title":"High-speed D\/A Converters from Analysis and Synthesis Concepts to IC Implementation"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-1926-2_2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523298"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585935"},{"key":"ref3","first-page":"264","article-title":"A 6b 600 MHz 10 mW ADC array in digital 90 nm CMOS","author":"drexelmayr","year":"2004","journal-title":"IEEE ISSCC Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917427"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/82.868451"},{"key":"ref5","first-page":"390","article-title":"A 40 GS\/s 6b ADC in 65 nm CMOS","author":"greshishchev","year":"2010","journal-title":"IEEE ISSCC Dig"},{"key":"ref8","first-page":"82","article-title":"A 600 MS\/s 30 mW 0.13 um CMOS ADC array achieving over 60 dB SFDR with adaptive digital equalization","author":"liu","year":"2009","journal-title":"IEEE ISSCC Dig"},{"key":"ref7","first-page":"76","article-title":"A 1.1 V 50 mW 2.5 GS\/s 7b time-interleaved C-2C SAR ADC in 45 nm LP digital CMOS","author":"alpman","year":"2009","journal-title":"IEEE ISSCC Dig"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032497"},{"key":"ref1","article-title":"A direct sampling multi-channel receiver for DOCSIS 3.0 in 65 nm","author":"janssen","year":"2011","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2043893"},{"key":"ref20","first-page":"318","article-title":"A 20 GS\/s 8b ADC with a 1 MB memory in 0.18 um CMOS","author":"poulton","year":"2003","journal-title":"IEEE ISSCC Dig"},{"key":"ref22","first-page":"182","article-title":"A 12b 1 GS\/s SiGe BiCMOS two-way time-interleaved pipeline ADC","author":"payne","year":"2011","journal-title":"IEEE ISSCC Dig"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032634"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2073194"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014702"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884331"},{"key":"ref25","first-page":"296","article-title":"A 2.6 mW 6b 2.2 GS\/s 4-times interleaved fully dynamic pipelined ADC in 40 nm digital CMOS","author":"verbruggen","year":"2010","journal-title":"IEEE ISSCC Dig"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6079316\/06032044.pdf?arnumber=6032044","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:48:48Z","timestamp":1633909728000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6032044\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":40,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2164961","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2011,12]]}}}