{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,7]],"date-time":"2024-07-07T08:03:52Z","timestamp":1720339432352},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/jssc.2011.2167390","type":"journal-article","created":{"date-parts":[[2011,10,12]],"date-time":"2011-10-12T19:21:37Z","timestamp":1318447297000},"page":"2685-2692","source":"Crossref","is-referenced-by-count":34,"title":["Rail-to-Rail, Linear Hot-Electron Injection Programming of Floating-Gate Voltage Bias Generators at 13-Bit Resolution"],"prefix":"10.1109","volume":"46","author":[{"given":"Chenling","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pikul","family":"Sarkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shantanu","family":"Chakrabartty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465491"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880621"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2042626"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1995.523872"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1011042"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889365"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.938380"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.851708"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/82.913190"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894803"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672061"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938105"},{"key":"ref8","author":"hasler","year":"1997","journal-title":"Foundations of learning in analog VLSI"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/82.913181"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1998.672498"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1981.1051573"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/16.543035"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6056707\/06041041.pdf?arnumber=6041041","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:36Z","timestamp":1633909656000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6041041\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":17,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2167390","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,11]]}}}