{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T05:11:27Z","timestamp":1723698687580},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/jssc.2011.2167809","type":"journal-article","created":{"date-parts":[[2011,10,26]],"date-time":"2011-10-26T18:31:56Z","timestamp":1319653916000},"page":"177-193","source":"Crossref","is-referenced-by-count":35,"title":["A 32 nm, 3.1 Billion Transistor, 12 Wide Issue Itanium\u00ae Processor for Mission-Critical Servers"],"prefix":"10.1109","volume":"47","author":[{"given":"Reid","family":"Riedlinger","sequence":"first","affiliation":[]},{"given":"Ron","family":"Arnold","sequence":"additional","affiliation":[]},{"given":"Larry","family":"Biro","sequence":"additional","affiliation":[]},{"given":"B.","family":"Bowhill","sequence":"additional","affiliation":[]},{"given":"J.","family":"Crop","sequence":"additional","affiliation":[]},{"given":"K.","family":"Duda","sequence":"additional","affiliation":[]},{"given":"E. S.","family":"Fetzer","sequence":"additional","affiliation":[]},{"given":"O.","family":"Franza","sequence":"additional","affiliation":[]},{"given":"T.","family":"Grutkowski","sequence":"additional","affiliation":[]},{"given":"C.","family":"Little","sequence":"additional","affiliation":[]},{"given":"C.","family":"Morganti","sequence":"additional","affiliation":[]},{"given":"G.","family":"Moyer","sequence":"additional","affiliation":[]},{"given":"A.","family":"Munch","sequence":"additional","affiliation":[]},{"given":"M.","family":"Nagarajan","sequence":"additional","affiliation":[]},{"given":"C.","family":"Parks","sequence":"additional","affiliation":[]},{"given":"C.","family":"Poirier","sequence":"additional","affiliation":[]},{"given":"B.","family":"Repasky","sequence":"additional","affiliation":[]},{"given":"E.","family":"Roytman","sequence":"additional","affiliation":[]},{"given":"T.","family":"Singh","sequence":"additional","affiliation":[]},{"given":"M. W.","family":"Stefaniw","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2167809"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007150"},{"key":"ref3","article-title":"High performance 32 nm logic technology featuring 2nd generation high-k + metal gate transistors","volume-title":"IEDM","author":"Packan","year":"2009"},{"key":"ref4","article-title":"Latching annihilation based logic gate","author":"Naffziger","year":"2003"},{"key":"ref5","article-title":"The scaling of data sensing schemes for high speed cache design in sub-0.18 $\\mu$m technologies","volume-title":"2000 Symp. VLSI Circuits","author":"Zhang"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892185"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.992252"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803948"},{"key":"ref9","first-page":"110","article-title":"The 16 kB single-cycle read access cache on a next generation 64b Itanium microprocessor","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Bradley"},{"key":"ref10","article-title":"Nahlem-EX CPU architecture","volume-title":"Hot Chips 21","author":"Kottapalli","year":"2009"},{"key":"ref11","article-title":"A 1.2 TB\/s on chip ring interconnect for 45 nm 8-core Enterprise Xeon processor","volume-title":"IEEE ISSCC","author":"Cheolmin","year":"2010"},{"key":"ref12","article-title":"The Intel Itanium process 9300 series","author":"Agny","year":"2010","journal-title":"A Technical Overview for IT Decision-Makers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249472"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6109882\/06061915.pdf?arnumber=6061915","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,23]],"date-time":"2024-01-23T23:02:00Z","timestamp":1706050920000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6061915\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":13,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2167809","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,1]]}}}