{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:14:10Z","timestamp":1763468050408},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2012,1,1]],"date-time":"2012-01-01T00:00:00Z","timestamp":1325376000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1109\/jssc.2011.2169689","type":"journal-article","created":{"date-parts":[[2011,11,17]],"date-time":"2011-11-17T20:46:48Z","timestamp":1321562808000},"page":"35-46","source":"Crossref","is-referenced-by-count":26,"title":["A 28 nm 0.6 V Low Power DSP for Mobile Applications"],"prefix":"10.1109","volume":"47","author":[{"given":"N.","family":"Ickes","sequence":"first","affiliation":[]},{"given":"G.","family":"Gammie","sequence":"additional","affiliation":[]},{"given":"M. E.","family":"Sinangil","sequence":"additional","affiliation":[]},{"given":"R.","family":"Rithe","sequence":"additional","affiliation":[]},{"given":"J.","family":"Gu","sequence":"additional","affiliation":[]},{"given":"A.","family":"Wang","sequence":"additional","affiliation":[]},{"given":"H.","family":"Mair","sequence":"additional","affiliation":[]},{"given":"S. R.","family":"Datla","sequence":"additional","affiliation":[]},{"given":"B.","family":"Rong","sequence":"additional","affiliation":[]},{"given":"S.","family":"Honnavara-Prasad","sequence":"additional","affiliation":[]},{"given":"L.","family":"Ho","sequence":"additional","affiliation":[]},{"given":"G.","family":"Baldwin","sequence":"additional","affiliation":[]},{"given":"D.","family":"Buss","sequence":"additional","affiliation":[]},{"given":"A. P.","family":"Chandrakasan","sequence":"additional","affiliation":[]},{"given":"U.","family":"Ko","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164300"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681848"},{"key":"ref13","first-page":"1192","article-title":"A 0.7<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\ $<\/tex><\/formula>V single-supply SRAM with 0.495 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^2$<\/tex><\/formula> cell in 65 nm technology utilizing self-write-back sense amplifier and cascaded bit line scheme","volume":"44","author":"kushida","year":"2009","journal-title":"IEEE Trans Syst Sci Cybern"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2124477"},{"key":"ref4","first-page":"346","article-title":"A 32 nm high-<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\kappa$<\/tex><\/formula> metal gate SRAM with adaptive dynamic stability enhancement for low-voltage operation","author":"nho","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271799"},{"key":"ref6","first-page":"382","article-title":"A single-power-supply 0.7 V 1 GHz 45 nm SRAM with an asymmetrical unit-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\beta$<\/tex> <\/formula> ratio memory cell","author":"kawasumi","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"348","article-title":"A configurable SRAM with constant-negative-level write buffer for low-voltage operation with 0.149 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^2$<\/tex><\/formula> cell in 32 nm high-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\kappa$<\/tex> <\/formula>metal-gate CMOS","author":"fujimura","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","first-page":"328","article-title":"A 65 nm 8T sub-<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$V_T$<\/tex><\/formula> SRAM employing sense-amplifier redundancy","author":"verma","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.53"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1145\/1013235.1013265","article-title":"Characterizing and Modeling Minimum Energy Operation for Subthreshold Circuits","author":"calhoun","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342739"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6109882\/06081953.pdf?arnumber=6081953","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T01:26:13Z","timestamp":1639704373000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6081953\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":14,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2169689","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,1]]}}}