{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T10:46:22Z","timestamp":1774867582569,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/jssc.2011.2170778","type":"journal-article","created":{"date-parts":[[2011,11,7]],"date-time":"2011-11-07T19:22:35Z","timestamp":1320693755000},"page":"560-573","source":"Crossref","is-referenced-by-count":62,"title":["A 130 nm 1.2 V\/3.3 V 16 Kb Spin-Transfer Torque Random Access Memory With Nondestructive Self-Reference Sensing Scheme"],"prefix":"10.1109","volume":"47","author":[{"given":"Yiran","family":"Chen","sequence":"first","affiliation":[]},{"given":"Hai","family":"Li","sequence":"additional","affiliation":[]},{"given":"Xiaobin","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Wenzhong","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Tong","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391540"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818145"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479820"},{"key":"ref13","first-page":"731","article-title":"An overview of nonvolatile memory technology and the implication for tools and architectures","author":"li","year":"2009","journal-title":"Proc Design Automation Test Europe Conf Exhibition"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.2011795"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.92.088302"},{"key":"ref16","year":"0","journal-title":"MRAM Technical Guide Freescale Semiconductor"},{"key":"ref17","article-title":"MRAM technology: Status and future challenges","author":"slaughter","year":"2004","journal-title":"Cornell CNS Nanotechnology Symp"},{"key":"ref18","year":"0","journal-title":"TSMC 130 nm CMOS Process Design Manual"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681636"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469359"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2004.1345371"},{"key":"ref27","year":"2010","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref3","first-page":"22","article-title":"A study for 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m high-density MRAM","author":"motoyoshi","year":"2004","journal-title":"VLSI Symp Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891665"},{"key":"ref5","first-page":"34.6.1","article-title":"A 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m 4 Mb toggling MRAM","author":"durlam","year":"2003","journal-title":"Int Electron Devices Meeting Dig"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2006.357911"},{"key":"ref7","first-page":"480","article-title":"2 Mb spin-transfer torque RAM (SPRAM) with bit-by-bit bidirectional current write and parallelizing-direction current read","author":"kawahara","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig"},{"key":"ref2","first-page":"27","article-title":"Memory technologies for sub-40 nm node","author":"kim","year":"2007","journal-title":"Int Electron Devices Meeting Dig"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/20.908581"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424382"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2011.5872267"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653720"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703350"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488695"},{"key":"ref26","first-page":"162","article-title":"A 0.25 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m 3.0 V 1T1C 32 Mb nonvolatile ferroelectric RAM with address transition detector (ATD) and current forcing latch sense amplifier (CFLSA) scheme","author":"choi","year":"2002","journal-title":"2002 IEEE Int Solid-State Circuits Conf Dig"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433943"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6139293\/06071019.pdf?arnumber=6071019","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:12Z","timestamp":1633909932000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6071019\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":29,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2170778","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,2]]}}}