{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:26:54Z","timestamp":1750505214590},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/jssc.2011.2171417","type":"journal-article","created":{"date-parts":[[2011,11,17]],"date-time":"2011-11-17T20:59:40Z","timestamp":1321563580000},"page":"518-535","source":"Crossref","is-referenced-by-count":13,"title":["MRTP: Mobile Ray Tracing Processor With Reconfigurable Stream Multi-Processors for High Datapath Utilization"],"prefix":"10.1109","volume":"47","author":[{"given":"Hong-Yun","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young-Jun","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lee-Sup","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275747"},{"key":"ref38","article-title":"Interactive ray-tracing on the 3DCGiRAM Architecture","author":"kobayashi","year":"2002","journal-title":"Proc IEEE\/ACM MICRO"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/RT.2006.280220"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/566570.566640"},{"key":"ref31","first-page":"33","article-title":"Ray-triangle intersection algorithm for modern CPU architectures","author":"shevtsov","year":"2007","journal-title":"Proc GraphiCon"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/RT.2006.280212"},{"key":"ref37","first-page":"27","article-title":"SaarCOR: A hardware architecture for ray tracing","author":"schmittler","year":"2002","journal-title":"Proc Graphics Hardware Conf"},{"key":"ref36","article-title":"The AR350: Today's ray trace rendering processor","author":"hall","year":"2001","journal-title":"Proceedings of the EUROGRAPHICS\/SIGGRAPH workshop on Graphics Ha rdware - Hot 3D Session"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/RT.2006.280210"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/RT.2007.4342598"},{"key":"ref28","doi-asserted-by":"crossref","DOI":"10.1145\/1189762.1206075","article-title":"Ray tracing deformable scenes using dynamic bounding volume hierarchies","volume":"26","author":"wald","year":"2007","journal-title":"ACM Trans Graphics"},{"key":"ref27","doi-asserted-by":"crossref","DOI":"10.1145\/1073204.1073329","article-title":"Multi-level ray tracing algorithm","volume":"24","author":"reshetov","year":"2005","journal-title":"ACM Trans Graphics"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1080\/10867651.1997.10487468"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.26"},{"key":"ref20","year":"0","journal-title":"ATI Stream Technology"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1111\/1467-8659.00508"},{"key":"ref21","author":"shebanow","year":"2007","journal-title":"ECE 498 AL Programming Massively Parallel Rocessors Lecture 12"},{"key":"ref24","author":"dmitriev","year":"2004","journal-title":"Faster Ray Tracing with SIMD Shaft Culling"},{"key":"ref23","author":"benthin","year":"2004","journal-title":"Realtime Ray Tracing on Current CPU Architectures"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1201\/b10622-9"},{"key":"ref25","article-title":"Real-time ray tracing and its use for Interactive global illumination","author":"wald","year":"2003","journal-title":"Eurographics State of the Art Reports"},{"key":"ref50","first-page":"141","article-title":"Subthreshold leakage modeling and reduction techniques","author":"km","year":"2002","journal-title":"Proc Int Conf Computer Aided Design"},{"key":"ref10","author":"glassner","year":"1989","journal-title":"An Introduction to Ray Tracing"},{"key":"ref11","author":"shirley","year":"2002","journal-title":"Realistic Ray Tracing"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1058129.1058143"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RT.2006.280208"},{"key":"ref13","first-page":"299","article-title":"Dynamic acceleration structures for interactive ray tracing","author":"reinhard","year":"2000","journal-title":"Eurographics Workshop on Rendering Techniques"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PVGS.2003.1249045"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/RT.2006.280230"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1268517.1268547"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1230100.1230129"},{"key":"ref18","year":"0","journal-title":"OpenCL 2 0"},{"key":"ref19","year":"0","journal-title":"NVIDIA CUDA Documentation"},{"key":"ref4","year":"2008","journal-title":"Press Release AMD Delivers Enthusiast Performance Leadership with the Introduction of the ATI Radeon HD 3870 X2"},{"key":"ref3","year":"2007","journal-title":"Press Release NVIDIA Tesla GPU Computing Processor Ushers In the Era of Personal Supercomputing"},{"key":"ref6","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1198555.1198740"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/15922.15902"},{"key":"ref7","year":"0","journal-title":"Ati products from AMD"},{"key":"ref49","year":"0","journal-title":"FX Composer 2 5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/358876.358882"},{"key":"ref46","doi-asserted-by":"crossref","first-page":"1369","DOI":"10.1109\/TVLSI.2008.2003515","article-title":"A 186 Mvertices\/s 161 mW floating-point vertex processor with optimized datapath and vertex caches","volume":"17","author":"yu","year":"2009","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2008.4570794"},{"key":"ref48","year":"0","journal-title":"PBRT Physically Based Ray Tracing"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118127"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/RT.2006.280209"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1073204.1073211"},{"key":"ref44","author":"hanika","year":"2007","journal-title":"Fixed Point Hardware Ray Tracing"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1283900.1283912"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6139293\/06082416.pdf?arnumber=6082416","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:45Z","timestamp":1633909965000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6082416\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":50,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2171417","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,2]]}}}