{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T07:33:49Z","timestamp":1768808029847,"version":"3.49.0"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2012,3,1]],"date-time":"2012-03-01T00:00:00Z","timestamp":1330560000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/jssc.2011.2176635","type":"journal-article","created":{"date-parts":[[2011,12,29]],"date-time":"2011-12-29T03:39:28Z","timestamp":1325129968000},"page":"627-640","source":"Crossref","is-referenced-by-count":75,"title":["A Fully-Integrated 40-Gb\/s Transceiver in 65-nm CMOS Technology"],"prefix":"10.1109","volume":"47","author":[{"given":"Ming-Shuan","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Nan","family":"Shih","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen-Lun","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao-Wei","family":"Hung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jri","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"180","article-title":"Differential 4-tap and 7-tap transverse filters in sige for 10 Gb\/s multimode fiber optic link equalization","author":"wu","year":"2003","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039268"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922719"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914290"},{"key":"ref14","first-page":"226","article-title":"A 72 mW 0.03 mm<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^{2}$<\/tex><\/formula> inductorless 40 Gb\/s CDR in 65 nm SOI CMOS","author":"toifl","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031026"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001876"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433823"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014733"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040117"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2010.13"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"2181","DOI":"10.1109\/JSSC.2003.818566","article-title":"A 40-Gb\/s clock and data recovery circuit in 0.18-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox{m}}$<\/tex> <\/formula> CMOS technology","volume":"38","author":"lee","year":"2003","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref3","first-page":"2421","article-title":"A <formula formulatype=\"inline\"><tex Notation=\"TeX\">$2\\times 25$<\/tex><\/formula>-Gb\/s receiver with 2:5 DMUX for 100-Gb\/s Ethernet","volume":"45","author":"wu","year":"2010","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.962286"},{"key":"ref6","year":"0","journal-title":"Rogers Corporation"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2017973"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494101"},{"key":"ref8","first-page":"48","article-title":"A 40-Gb\/s transmitter with 4:1 MUX and subharmonically injection-locked CMU in 90-nm CMOS technology","author":"wang","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref7","first-page":"90","article-title":"A 20 Gb\/s forwarded clock transceiver in 90 nm CMOS","author":"casper","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2007.4395383"},{"key":"ref1","author":"nowell","year":"2007","journal-title":"Overview of Requirements and Applications for 40 Gigabit and 100 Gigabit Ethernet"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.899093"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/el:19750415"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842863"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.815021"},{"key":"ref24","year":"0","journal-title":"Astro Advanced Physical Optimization Placement and Routing Solution for System-on-Chip Designs"},{"key":"ref23","year":"0","journal-title":"DFT Compiler Standard Scan Synthesis"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843624"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004527"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6155198\/06117094.pdf?arnumber=6117094","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T16:44:15Z","timestamp":1640277855000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6117094\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":29,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2176635","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,3]]}}}