{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,18]],"date-time":"2026-02-18T23:42:22Z","timestamp":1771458142655,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2012,3,1]],"date-time":"2012-03-01T00:00:00Z","timestamp":1330560000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/jssc.2011.2179733","type":"journal-article","created":{"date-parts":[[2012,1,18]],"date-time":"2012-01-18T21:46:09Z","timestamp":1326923169000},"page":"665-675","source":"Crossref","is-referenced-by-count":90,"title":["A 1.9\u20133.8 GHz $\\Delta \\Sigma$ Fractional-N PLL Frequency Synthesizer With Fast Auto-Calibration of Loop Bandwidth and VCO Frequency"],"prefix":"10.1109","volume":"47","author":[{"given":"Jaewook","family":"Shin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyunchol","family":"Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1002\/0471732699"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010792"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001870"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"424","DOI":"10.1109\/4.910481","article-title":"A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop","volume":"36","author":"lin","year":"2001","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1343243"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.871320"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"1164","DOI":"10.1109\/JSSC.2004.829938","article-title":"A <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\Sigma \\Delta$<\/tex><\/formula> fractional-N frequency synthesizer using a wide-band integrated VCO and a fast AFC technique for GSM\/GPRS\/WCDMA applications","volume":"39","author":"lee","year":"2004","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref16","first-page":"192","article-title":"An 18 mW 90 to 770 MHz synthesizer with agile auto-tuning for digital TV tuners","author":"marutani","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889360"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425733"},{"key":"ref19","first-page":"248","article-title":"A 0.3 mm<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^{2}$<\/tex><\/formula> 90-to-770 MHz fractional-N synthesizer for a digital TV tuner","author":"kondou","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920346"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2003.1213919"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.924852"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/4.974542","article-title":"A 2.5-Mb\/s GFSK 5.0-Mb\/s 4-FSK automatically calibrated <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Sigma-\\Delta$<\/tex> <\/formula> frequency synthesizer","volume":"37","author":"mcmahill","year":"2002","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref6","first-page":"188, 521","article-title":"A 1.5 V 28 mA fully-integrated fast-locking quadband GSM-GPRS transmitter with digital auto-calibration in 130 nm CMOS","author":"lee","year":"2004","journal-title":"IEEE Int Solid-State Circuits Conf Dig"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.899105"},{"key":"ref5","first-page":"217","article-title":"A quad-band low power single chip direct conversion CMOS transceiver with <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Sigma \\Delta$<\/tex><\/formula>-modulation loop for GSM","author":"gotz","year":"2003","journal-title":"Proc European Solid State Device Research Conf"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"497","DOI":"10.1109\/JSSC.2007.914325","article-title":"<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Delta \\Sigma$<\/tex><\/formula> PLL transmitter with a loop-bandwidth calibration system","volume":"43","author":"akamine","year":"2008","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref7","first-page":"219","article-title":"A fully integrated GMSK modulator using BiCMOS <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Sigma-\\Delta$<\/tex><\/formula> frequency synthesizer with automatic loop gain calibration","author":"lee","year":"2005","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1109\/TCSII.2007.914896","article-title":"A wide-band CMOS LC VCO with linearized coarse tuning characteristics","volume":"55","author":"kim","year":"2008","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref9","first-page":"420","article-title":"A 2.4 GHz 2 Mb\/s versatile PLL-based transmitter using digital pre-emphasis and auto calibration in 0.18 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS for WPAN","author":"shanan","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.695039"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2036057"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425732"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857360"},{"key":"ref24","first-page":"396","article-title":"A monolithic low phase noise 1.7 GHz CMOS VCO for Zero-IF cellular CDMA receivers","author":"wu","year":"2004","journal-title":"IEEE Int Solid-State Circuits Conf Dig"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.972142"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/el:20001358"},{"key":"ref25","first-page":"131","article-title":"Distributed MOS varactor biasing for VCO gain equalization in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS technology","author":"mira","year":"2004","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6155198\/06134689.pdf?arnumber=6134689","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T20:00:25Z","timestamp":1640289625000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6134689\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":30,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2011.2179733","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,3]]}}}