{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T16:51:41Z","timestamp":1781715101631,"version":"3.54.5"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/jssc.2012.2185149","type":"journal-article","created":{"date-parts":[[2012,2,22]],"date-time":"2012-02-22T22:12:11Z","timestamp":1329948731000},"page":"990-1002","source":"Crossref","is-referenced-by-count":53,"title":["RF-to-Baseband Digitization in 40 nm CMOS With RF Bandpass $\\Delta\\Sigma$ Modulator and Polyphase Decimation Filter"],"prefix":"10.1109","volume":"47","author":[{"given":"Ewout","family":"Martens","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andr\u00e9","family":"Bourdoux","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aissa","family":"Couvreur","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Robert","family":"Fasthuber","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peter","family":"Van Wesemael","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Geert","family":"Van der Plas","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jan","family":"Craninckx","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Julien","family":"Ryckaert","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"231","DOI":"10.1016\/S0065-2458(08)60610-5","article-title":"Binary arithmetic","author":"reitwiesner","year":"1960","journal-title":"Proc Adv Comput"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/4.16303"},{"key":"ref33","author":"proakis","year":"2006","journal-title":"Digital Signal ProcessingPrinciples Algorithms and Applications"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/82.755409"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"1873","DOI":"10.1109\/4.545807","article-title":"A 0.2-mW CMOS <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex><\/formula> modulator for speech coding with 80 dB dynamic range","volume":"31","author":"van der zwan","year":"1996","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref30","first-page":"166","article-title":"A 550 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>W inductorless bandpass quantizer in 65 nm CMOS for 1.4-to-3 GHz digital RF receivers","author":"lachartre","year":"2011","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref37","first-page":"321","article-title":"A 0.1&#x2013;5 GHz dual-VCO software-defined <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex> <\/formula> frequency synthesizer in 45 nm digital CMOS","author":"nuzzo","year":"2009","journal-title":"Proc IEEE Radio Frequency Integr Circuits (RFIC) Symp"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075210"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1981.1163535"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/82.974776"},{"key":"ref10","author":"schreier","year":"2005","journal-title":"Understanding Delta-Sigma Data Converters"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/49.761034"},{"key":"ref11","first-page":"40","article-title":"A 48-dB DR 80-MHz BW 8.88-GS\/s bandpass <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex> <\/formula> ADC for RF digitization with integrated PLL and polyphase decimation filter in 40 nm CMOS","author":"martens","year":"2011","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref12","first-page":"151","article-title":"Power-aware evaluation flow for digital decimation filter architectures for high-speed ADCs","author":"novo","year":"2009","journal-title":"Proc IEEE Workshop Signal Process Syst (SiPS)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/82.847067"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889389"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894794"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028914"},{"key":"ref17","first-page":"383","article-title":"A 1.3 V 26 mW 3.2 GS\/s undersampled LC bandpass <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex> <\/formula> ADC for a SDR ISM-band receiver in 130 nm CMOS","author":"beilleau","year":"2009","journal-title":"Proc IEEE Radio Frequency Integr Circuits (RFIC) Symp"},{"key":"ref18","first-page":"443","article-title":"A 6.1 GS\/s 52.8 mW 43 dB DR 80 MHz bandwidth 2.4 GHz RF bandpass <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex> <\/formula> ADC in 40 nm CMOS","author":"ryckaert","year":"2010","journal-title":"Proc IEEE Radio Frequency Integr Circuits (RFIC) Symp"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048505"},{"key":"ref28","first-page":"293","article-title":"A 1.8 to 2.4-GHz 20 mW digital-intensive RF sampling receiver with a noise-canceling bandpass low-noise amplifier in 90 nm CMOS","author":"lee","year":"2010","journal-title":"Proc IEEE Radio Frequency Integrated Circuits (RFIC) Symp"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/35.393001"},{"key":"ref27","first-page":"270","article-title":"A 1.5-GHz 63 dB SNR 20 mW direct RF sampling bandpass VCO-based ADC in 65 nm CMOS","author":"yoon","year":"2009","journal-title":"Proc IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref3","first-page":"62","article-title":"A 40 nm CMOS highly linear 0.4-to-6 GHz receiver resilient to 0 dBm out-of-band blockers","author":"borremans","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","first-page":"252","article-title":"A 2.2 mW 5b 1.75 GS\/s folding flash ADC in 90 nm digital CMOS","author":"verbruggen","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","first-page":"176","article-title":"A digital-intensive receiver front-end using VCO-based ADC with an embedded 2nd-order anti-aliasing sinc filter in 90 nm CMOS","author":"kim","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2010.2098012"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560246"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2024809"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894307"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2007.896056"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.972137"},{"key":"ref20","first-page":"1","article-title":"A QPLL-timed direct-RF sampling band-pass <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex> <\/formula> ADC with a 1.2 GHz tuning range in 0.13 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS","author":"gupta","year":"2011","journal-title":"Proc IEEE Radio Frequency Integr Circuits (RFIC) Symp"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/82.850420"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.808901"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.808899"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925364"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075270"},{"key":"ref25","first-page":"142","article-title":"A highly reconfigurable 400&#x2013;1700 MHz receiver using a down-converting Sigma-Delta A\/D with 59-dB SNR and 57-dB SFDR over 4-MHz bandwidth","author":"winoto","year":"2009","journal-title":"Proc IEEE Symp VLSI Circuits Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6173080\/06156481.pdf?arnumber=6156481","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:53:20Z","timestamp":1633910000000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6156481\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":40,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2185149","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}