{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T10:50:21Z","timestamp":1775645421891,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/jssc.2012.2185192","type":"journal-article","created":{"date-parts":[[2012,3,2]],"date-time":"2012-03-02T08:41:46Z","timestamp":1330677706000},"page":"1013-1021","source":"Crossref","is-referenced-by-count":73,"title":["A 12-Bit 3 GS\/s Pipeline ADC With 0.4 mm$^{2}$ and 500 mW in 40 nm Digital CMOS"],"prefix":"10.1109","volume":"47","author":[{"given":"Chun-Ying","family":"Chen","sequence":"first","affiliation":[]},{"given":"Jiangfeng","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Juo-Jung","family":"Hung","sequence":"additional","affiliation":[]},{"given":"Tianwei","family":"Li","sequence":"additional","affiliation":[]},{"given":"Wenbo","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Wei-Ta","family":"Shih","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.923724"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2151510"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280857"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586012"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977360"},{"key":"ref15","first-page":"120","article-title":"A 12 b 3 GS\/s pipeline ADC with 0.4 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{2}$<\/tex><\/formula> and 500 mW in 40 nm digital CMOS","author":"chen","year":"2011","journal-title":"IEEE VLSI Symp Dig"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1991.689113"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.813584"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052842"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.643647"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050629"},{"key":"ref3","first-page":"78","article-title":"A 1.8 V 1.0 GS\/s 10 b self-calibrating unified-folding-interpolation ADC with 9.1 ENOB at Nyquist frequency","author":"taft","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.121557"},{"key":"ref5","first-page":"380","article-title":"A 12 b 22.5\/45 MS\/s 3.0 mW 0.059 mm<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^{2}$<\/tex><\/formula> CMOS SAR ADC achieving over 90 dB SFDR","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2073190"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836232"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1979.1051301"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.62165"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014701"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"1599","DOI":"10.1109\/JSSC.2002.804334","article-title":"A 6-b 1.6-Gsamples\/s flash ADC in 0.18-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS using averaging termination","volume":"37","author":"scholtens","year":"2002","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref22","first-page":"2360","article-title":"A 1 GS\/s 11 b time-interleaved ADC in 0.13 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS","author":"gupta","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.841033"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819166"},{"key":"ref23","first-page":"464","article-title":"An 11b 800 MS\/s time-interleaved ADC with digital background calibration","author":"hsu","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031044"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2002.804089"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6173080\/06161613.pdf?arnumber=6161613","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:53:27Z","timestamp":1633910007000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6161613\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":26,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2185192","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}