{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T16:25:55Z","timestamp":1777566355379,"version":"3.51.4"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/jssc.2012.2185342","type":"journal-article","created":{"date-parts":[[2012,3,14]],"date-time":"2012-03-14T20:05:50Z","timestamp":1331755550000},"page":"897-910","source":"Crossref","is-referenced-by-count":62,"title":["A 2.6 mW\/Gbps 12.5 Gbps RX With 8-Tap Switched-Capacitor DFE in 32 nm CMOS"],"prefix":"10.1109","volume":"47","author":[{"given":"Thomas","family":"Toifl","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Menolfi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Ruegg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Reutemann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Dreps","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Troy","family":"Beukema","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Prati","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniele","family":"Gardellini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcel","family":"Kossel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Buchmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthias","family":"Brandli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pier Andrea","family":"Francese","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Morf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050629"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892156"},{"key":"ref12","first-page":"446","article-title":"A 15 Gb\/s 0.5 mW\/Gb\/s 2-tap DFE receiver with far-end crosstalk cancellation","author":"nazari","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373378"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585951"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031021"},{"key":"ref16","first-page":"346","article-title":"A 4-channel 10.3 Gb\/s transceiver with adaptive phase for 4-to-41 dB loss PCB channel","author":"hidaka","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977461"},{"key":"ref18","first-page":"180","article-title":"A scalable 3.6-to-5.2 mW 5-to-10 Gb\/s 4-tap DFE in 32 nm CMOS","author":"chen","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2184651"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433823"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055366"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2004.1313040"},{"key":"ref5","year":"2010","journal-title":"PCI Express Base Specification Revision 3 0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077350"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2007.4387143"},{"key":"ref2","first-page":"80","article-title":"An 8<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\,\\times\\,$<\/tex> <\/formula>10-Gb\/s source-synchronous I\/O system based on high-density silicon carrier interconnects","author":"dickson","year":"2011","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref1","year":"2010","journal-title":"HyperTransport Link Specification Rev 3 10c"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234258"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6173080\/06169954.pdf?arnumber=6169954","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:50Z","timestamp":1633909970000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6169954\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":19,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2185342","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}