{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:38:55Z","timestamp":1761647935676},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/jssc.2012.2185369","type":"journal-article","created":{"date-parts":[[2012,3,6]],"date-time":"2012-03-06T01:05:12Z","timestamp":1330995912000},"page":"911-925","source":"Crossref","is-referenced-by-count":23,"title":["A 12.8-Gb\/s\/link Tri-Modal Single-Ended Memory Interface"],"prefix":"10.1109","volume":"47","author":[{"given":"Amir","family":"Amirkhany","sequence":"first","affiliation":[]},{"given":"Jason","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Navin Kumar","family":"Mishra","sequence":"additional","affiliation":[]},{"given":"Jie","family":"Shen","sequence":"additional","affiliation":[]},{"given":"Wendemagegnehu T.","family":"Beyene","sequence":"additional","affiliation":[]},{"given":"Catherine","family":"Chen","sequence":"additional","affiliation":[]},{"given":"T. J.","family":"Chin","sequence":"additional","affiliation":[]},{"given":"Deborah","family":"Dressler","sequence":"additional","affiliation":[]},{"given":"Charlie","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Vijay P.","family":"Gadde","sequence":"additional","affiliation":[]},{"given":"Mohammad","family":"Hekmat","sequence":"additional","affiliation":[]},{"given":"Kambiz","family":"Kaviani","sequence":"additional","affiliation":[]},{"given":"Hai","family":"Lan","sequence":"additional","affiliation":[]},{"given":"Phuong","family":"Le","sequence":"additional","affiliation":[]},{"family":"Mahabaleshwara","sequence":"additional","affiliation":[]},{"given":"Chris","family":"Madden","sequence":"additional","affiliation":[]},{"given":"Sanku","family":"Mukherjee","sequence":"additional","affiliation":[]},{"given":"Leneesh","family":"Raghavan","sequence":"additional","affiliation":[]},{"given":"Keisuke","family":"Saito","sequence":"additional","affiliation":[]},{"given":"Dave","family":"Secker","sequence":"additional","affiliation":[]},{"given":"Arul","family":"Sendhil","sequence":"additional","affiliation":[]},{"given":"Ralf","family":"Schmitt","sequence":"additional","affiliation":[]},{"given":"Shuaeb","family":"Fazeel","sequence":"additional","affiliation":[]},{"given":"Gundlapalli Shanmukha","family":"Srinivas","sequence":"additional","affiliation":[]},{"given":"Ting","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Chanh","family":"Tran","sequence":"additional","affiliation":[]},{"given":"Arun","family":"Vaidyanath","sequence":"additional","affiliation":[]},{"given":"Kapil","family":"Vyas","sequence":"additional","affiliation":[]},{"given":"Ling","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Manish","family":"Jain","sequence":"additional","affiliation":[]},{"given":"Kun-Yung Ken","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Xingchao","family":"Yuan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"671","article-title":"A 3.2 Gbps single-ended receiver using self-reference generation technique for DRAM interface","author":"seol","year":"2010","journal-title":"Proc IEEE Int Conf Electronics Circuits Syst (ICECS)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2015395"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123655"},{"key":"ref13","first-page":"737","article-title":"A 2.4 GHz, 20 dBm class-D PA with single-bit digital polar modulation 90 nm CMOS","author":"stauth","year":"2008","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref14","first-page":"234","article-title":"A tri-modal 20 Gb\/s\/link differential\/DDR3\/GDDR5 memory interface","author":"kaviani","year":"2011","journal-title":"VLSI Circuits Symp Dig"},{"key":"ref15","first-page":"232","article-title":"A 12.8-Gb\/s\/link tri-modal single-ended memory interface for graphics applications","author":"amirkhany","year":"2011","journal-title":"VLSI Circuits Symp Dig"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221172"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433825"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055399"},{"key":"ref19","first-page":"435","article-title":"Clocking circuits for a 16 Gb\/s memory interface","author":"wu","year":"2008","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref4","first-page":"278","article-title":"A 60 nm 6 Gb\/s\/p GDDR5 graphics DRAM with multifaceted clocking and ISI\/SSN-reduction techniques","author":"bae","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034417"},{"key":"ref6","first-page":"138","article-title":"Wide-range fast-lock duty-cycle corrector with offset-tolerant duty-cycle detection scheme for 54 nm 7 Gb\/s GDDR5 DRAM interface","author":"shin","year":"2009","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref5","first-page":"498","article-title":"A 40 nm 2 Gb 7 Gb\/s\/p GDDR5 SDRAM with a programmable DQ ordering crosstalk equalizer and adjustable clock-tracking BW","author":"bae","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2007.4387159"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/49.87640"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074070"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031527"},{"key":"ref20","first-page":"136","article-title":"Single-ended transceiver design techniques for 5.33 Gb\/s graphics applications","author":"partovi","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2009.5338486"},{"key":"ref21","year":"2003","journal-title":"Jitter analysis techniques for high data rates"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6173080\/06164278.pdf?arnumber=6164278","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:53:26Z","timestamp":1633910006000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6164278\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":22,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2185369","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}