{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:50:19Z","timestamp":1761663019144},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/jssc.2012.2185370","type":"journal-article","created":{"date-parts":[[2012,3,6]],"date-time":"2012-03-06T01:05:12Z","timestamp":1330995912000},"page":"926-937","source":"Crossref","is-referenced-by-count":28,"title":["A Tri-Modal 20-Gbps\/Link Differential\/DDR3\/GDDR5 Memory Interface"],"prefix":"10.1109","volume":"47","author":[{"given":"Kambiz","family":"Kaviani","sequence":"first","affiliation":[]},{"given":"Ting","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Jason","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Amir","family":"Amirkhany","sequence":"additional","affiliation":[]},{"given":"Jie","family":"Shen","sequence":"additional","affiliation":[]},{"given":"T. J.","family":"Chin","sequence":"additional","affiliation":[]},{"given":"Chintan","family":"Thakkar","sequence":"additional","affiliation":[]},{"given":"Wendemagegnehu T.","family":"Beyene","sequence":"additional","affiliation":[]},{"given":"Norman","family":"Chan","sequence":"additional","affiliation":[]},{"given":"Catherine","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Bing Ren","family":"Chuang","sequence":"additional","affiliation":[]},{"given":"Deborah","family":"Dressler","sequence":"additional","affiliation":[]},{"given":"Vijay P.","family":"Gadde","sequence":"additional","affiliation":[]},{"given":"Mohammad","family":"Hekmat","sequence":"additional","affiliation":[]},{"given":"Eugene","family":"Ho","sequence":"additional","affiliation":[]},{"given":"Charlie","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Phuong","family":"Le","sequence":"additional","affiliation":[]},{"family":"Mahabaleshwara","sequence":"additional","affiliation":[]},{"given":"Chris","family":"Madden","sequence":"additional","affiliation":[]},{"given":"Navin Kumar","family":"Mishra","sequence":"additional","affiliation":[]},{"given":"Lenesh","family":"Raghavan","sequence":"additional","affiliation":[]},{"given":"Keisuke","family":"Saito","sequence":"additional","affiliation":[]},{"given":"Ralf","family":"Schmitt","sequence":"additional","affiliation":[]},{"given":"Dave","family":"Secker","sequence":"additional","affiliation":[]},{"given":"Xudong","family":"Shi","sequence":"additional","affiliation":[]},{"given":"Shuaeb","family":"Fazeel","sequence":"additional","affiliation":[]},{"given":"Gundlapalli Shanmukha","family":"Srinivas","sequence":"additional","affiliation":[]},{"given":"Steve","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Chanh","family":"Tran","sequence":"additional","affiliation":[]},{"given":"Arun","family":"Vaidyanath","sequence":"additional","affiliation":[]},{"given":"Kapil","family":"Vyas","sequence":"additional","affiliation":[]},{"given":"Manish","family":"Jain","sequence":"additional","affiliation":[]},{"given":"Kun-Yung Ken","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Xingchao","family":"Yuan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672166"},{"key":"ref11","first-page":"278","article-title":"A 60 nm 6 Gb\/s\/pin GDDR5 graphics DRAM with multifaceted clocking and ISI\/SSN-reduction techniques","author":"bae","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034417"},{"key":"ref13","first-page":"498","article-title":"A 40 nm 2 Gb 7 Gb\/s\/pin GDDR5 SDRAM with a programmable DQ ordering crosstalk equalizer and adjustable clock-tracking BW","author":"bae","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","first-page":"372","article-title":"A 5-to-25 Gb\/s 1.6-to-3.8 mW\/(Gb\/s) reconfigurable transceiver in 45 nm CMOS","author":"balamurugan","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014199"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585979"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862347"},{"key":"ref18","first-page":"435","article-title":"Clocking circuits for a 16 Gb\/s memory interface","author":"wu","year":"2008","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585978"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/49.87640"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2007.4387159"},{"key":"ref5","author":"razavi","year":"2003","journal-title":"Design of Integrated Circuits for Optical Communications"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234212"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494101"},{"key":"ref2","year":"0","journal-title":"GDDR5"},{"key":"ref1","year":"2008","journal-title":"Solid State Technology Association DDR3 SDRAM Specification"},{"key":"ref9","first-page":"21","article-title":"An 8 Gb\/s\/link, 6.5 mW\/Gb\/s memory interface with bimodal request bus","author":"chang","year":"2009","journal-title":"IEEE ASCCC Dig Tech Papers 2009"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055399"},{"key":"ref22","first-page":"232","article-title":"A 12.8 Gb\/s\/link, Tri-modal single-ended memory interface for graphics application","author":"amirkhany","year":"2011","journal-title":"VLSI Circuits Symp Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379674"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6173080\/06164279.pdf?arnumber=6164279","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:53:26Z","timestamp":1633910006000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6164279\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":22,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2185370","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}