{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T13:56:16Z","timestamp":1766066176961},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T00:00:00Z","timestamp":1335830400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/jssc.2012.2185572","type":"journal-article","created":{"date-parts":[[2012,2,15]],"date-time":"2012-02-15T22:02:09Z","timestamp":1329343329000},"page":"1123-1130","source":"Crossref","is-referenced-by-count":16,"title":["A 5.6 GHz to 11.5 GHz DCO for Digital Dual Loop CDRs"],"prefix":"10.1109","volume":"47","author":[{"given":"Ward S.","family":"Titus","sequence":"first","affiliation":[]},{"given":"John G.","family":"Kenney","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.173100"},{"key":"ref3","first-page":"405","author":"devito","year":"1996","journal-title":"Monolithic Phase-Locked Loops and Clock Recovery Circuits"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.845194"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560320"},{"key":"ref11","first-page":"389","article-title":"10 GHz VCO for 0.13-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS sonet CDR","author":"titus","year":"2006","journal-title":"Proc IEEE Rad Freq Integr Circuits (RFIC) Symp"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2003.818579"},{"key":"ref12","first-page":"401","article-title":"A 5.6 GHz to 11.5 GHz DCO for digital dual loop CDRs","author":"titus","year":"2011","journal-title":"Proc IEEE Rad Freq Integr Circuits (RFIC) Symp"},{"key":"ref8","first-page":"669","article-title":"A 10 b 10 GHz digitally controlled LC oscillator in 65 nm CMOS","author":"da dalt","year":"2006","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.847325"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"2901","DOI":"10.1109\/JSSC.2006.884344","article-title":"A 9.95 to 11.1 Gb\/s XFP transceiver in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS","volume":"41","author":"kenney","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.780813"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856577"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6187709\/06153034.pdf?arnumber=6153034","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:53:24Z","timestamp":1633910004000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6153034\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":12,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2185572","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,5]]}}}