{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,28]],"date-time":"2024-08-28T19:40:06Z","timestamp":1724874006170},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/jssc.2012.2191027","type":"journal-article","created":{"date-parts":[[2012,4,27]],"date-time":"2012-04-27T22:54:55Z","timestamp":1335567295000},"page":"1436-1447","source":"Crossref","is-referenced-by-count":22,"title":["A 1.0-ns\/1.0-V Delay-Locked Loop With Racing Mode and Countered CAS Latency Controller for DRAM Interfaces"],"prefix":"10.1109","volume":"47","author":[{"given":"Hyun-Woo","family":"Lee","sequence":"first","affiliation":[{"name":"Hynix semiconductor Inc, Icheon-si, Gyeonggi-do, Korea"}]},{"given":"Hoon","family":"Choi","sequence":"additional","affiliation":[{"name":"Hynix semiconductor Inc, Icheon-si, Gyeonggi-do, Korea"}]},{"given":"Beom-Ju","family":"Shin","sequence":"additional","affiliation":[{"name":"Hynix semiconductor Inc, Icheon-si, Gyeonggi-do, Korea"}]},{"given":"Kyung-Hoon","family":"Kim","sequence":"additional","affiliation":[{"name":"Hynix semiconductor Inc, Icheon-si, Gyeonggi-do, Korea"}]},{"given":"Kyung-Whan","family":"Kim","sequence":"additional","affiliation":[{"name":"Hynix semiconductor Inc, Icheon-si, Gyeonggi-do, Korea"}]},{"given":"Jaeil","family":"Kim","sequence":"additional","affiliation":[{"name":"Hynix semiconductor Inc, Icheon-si, Gyeonggi-do, Korea"}]},{"given":"Kwang-Hyun","family":"Kim","sequence":"additional","affiliation":[{"name":"Hynix semiconductor Inc, Icheon-si, Gyeonggi-do, Korea"}]},{"given":"Jong-Ho","family":"Jung","sequence":"additional","affiliation":[{"name":"Hynix semiconductor Inc, Icheon-si, Gyeonggi-do, Korea"}]},{"given":"Jae-Hwan","family":"Kim","sequence":"additional","affiliation":[{"name":"Hynix semiconductor Inc, Icheon-si, Gyeonggi-do, Korea"}]},{"given":"Eun-Young","family":"Park","sequence":"additional","affiliation":[{"name":"Hynix semiconductor Inc, Icheon-si, Gyeonggi-do, Korea"}]},{"given":"Jong-Sam","family":"Kim","sequence":"additional","affiliation":[{"name":"Hynix semiconductor Inc, Icheon-si, Gyeonggi-do, Korea"}]},{"given":"Jong-Hwan","family":"Kim","sequence":"additional","affiliation":[{"name":"Hynix semiconductor Inc, Icheon-si, Gyeonggi-do, Korea"}]},{"given":"Jin-Hee","family":"Cho","sequence":"additional","affiliation":[{"name":"Hynix semiconductor Inc, Icheon-si, Gyeonggi-do, Korea"}]},{"given":"Namgyu","family":"Rye","sequence":"additional","affiliation":[{"name":"Hynix semiconductor Inc, Icheon-si, Gyeonggi-do, Korea"}]},{"given":"Jun-Hyun","family":"Chun","sequence":"additional","affiliation":[{"name":"Hynix semiconductor Inc, Icheon-si, Gyeonggi-do, Korea"}]},{"given":"Yunsaing","family":"Kim","sequence":"additional","affiliation":[{"name":"Hynix semiconductor Inc, Icheon-si, Gyeonggi-do, Korea"}]},{"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Nano-Semiconductor Engineering, Korea University, Seoul, Korea"}]},{"given":"Young-Jung","family":"Choi","sequence":"additional","affiliation":[{"name":"Hynix semiconductor Inc, Icheon-si, Gyeonggi-do, Korea"}]},{"given":"Byong-Tae","family":"Chung","sequence":"additional","affiliation":[{"name":"Hynix semiconductor Inc, Icheon-si, Gyeonggi-do, Korea"}]}],"member":"263","reference":[{"article-title":"DDR3: Vanguard of the \u201cGreen\u201d Memory Generation","volume-title":"Samsung","author":"Kadivar","key":"ref1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164710"},{"key":"ref4","first-page":"140","article-title":"A 2.5 Gb\/s\/pin 256 Mb GDDR3 SDRAM with series pipelined CAS latency control and dual-loop digital DLL","volume-title":"IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers","author":"Lee"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837983"},{"key":"ref6","first-page":"140","article-title":"An 1.6 V 3.3 Gbps dual-mode phase and delay locked loop using power noise management technique with unregulated power supply for pseudo-rank DRAM in 54 nm CMOS technology","volume-title":"IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers","author":"Lee"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1004577"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2011577"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889381"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906183"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.895326"},{"key":"ref12","first-page":"283","article-title":"A low cost high performance register-controlled digital DLL for 1 Gbps$\\times$32 DDR SDRAM","volume-title":"IEEE Symp. Very Large Scale Integr. (VLSI) Syst.","author":"Kwak"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708774"},{"key":"ref14","first-page":"282","article-title":"A 0.1-to-1.5 GHz 4.2 mW all-digital DLL with dual duty-cycle correction circuit and update gear circuit for DRAM in 66 nm CMOS technology","volume-title":"IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers","author":"Yun"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916623"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021447"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2053395"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6203507\/06189759.pdf?arnumber=6189759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,28]],"date-time":"2024-08-28T18:56:34Z","timestamp":1724871394000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6189759\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":16,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2191027","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2012,6]]}}}