{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:49:52Z","timestamp":1781884192287,"version":"3.54.5"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2012,7,1]],"date-time":"2012-07-01T00:00:00Z","timestamp":1341100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/jssc.2012.2191210","type":"journal-article","created":{"date-parts":[[2012,4,27]],"date-time":"2012-04-27T23:00:00Z","timestamp":1335567600000},"page":"1615-1625","source":"Crossref","is-referenced-by-count":30,"title":["Analysis and Design of a High Speed Continuous-time $\\Delta\\Sigma$ Modulator Using the Assisted Opamp Technique"],"prefix":"10.1109","volume":"47","author":[{"given":"Ankesh","family":"Jain","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Muthusubramaniam","family":"Venkatesan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shanthi","family":"Pavan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042244"},{"key":"ref30","first-page":"496","article-title":"A 28 mW spectrum-sensing reconfigurable 20 MHz 72 dB SNR 70 dB SNDR DT Sigma Delta ADC for 802.11n\/WiMAX Receivers","author":"malla","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862346"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164303"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164963"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2126390"},{"key":"ref14","first-page":"238","article-title":"An 820 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{W}$<\/tex> <\/ref_formula> 9 b 40 MS\/s noise-tolerant dynamic SAR ADC in 90 nm digital CMOS","author":"giannini","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032639"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042524"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"2696","DOI":"10.1109\/JSSC.2007.908765","article-title":"A 56 mW continuous-time quadrature cascaded <ref_formula><tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex><\/ref_formula> modulator with 77 dB DR in a near zero-IF 20 MHz band","volume":"42","author":"breems","year":"2007","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048082"},{"key":"ref19","first-page":"256","article-title":"A 4 mW 1 GS\/s continuous-time <ref_formula> <tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> modulator with 15.6 MHz bandwidth and 67 dB dynamic range","author":"jain","year":"2011","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref28","first-page":"174","article-title":"A 20 MHz BW 68 dB DR CT Sigma Delta ADC based on a multi-bit time-domain quantizer and feedback element","author":"dhanasekaran","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","first-page":"131","article-title":"A 14 b 20 mW 640 MHz CMOS CT <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex> <\/ref_formula> ADC with 20 MHz signal bandwidth and 12 b ENOB","author":"mitteregger","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref27","first-page":"170","article-title":"A 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex> <\/ref_formula> CMOS 78 dB SNDR 87 mW 20 MHz BW CT Sigma Delta ADC with VCO-based integrator and quantizer","author":"park","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908667"},{"key":"ref6","first-page":"498","article-title":"A 100 mW 10 MHz BW CT Sigma-Delta modulator with 87 dB DR and 91 dBc IMD","author":"yang","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref29","first-page":"336","article-title":"A single bit 6.8 mW 10 MHz power-optimized continuous-time Sigma Delta modulator with 67 dB DR in 90 nm CMOS","author":"crombez","year":"2009","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681829"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820856"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1056","DOI":"10.1109\/JSSC.2004.829925","article-title":"A 70 mW 300 MHz CMOS continuous-time <ref_formula> <tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex><\/ref_formula> ADC with 15 MHz bandwidth and 11 bits of resolution","volume":"39","author":"paton","year":"2004","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433962"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856282"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075210"},{"key":"ref20","author":"lee","year":"1987","journal-title":"A novel higher order interpolative modulator topology for high resolution oversampling A\/D converters"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2041814"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071930"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"233","DOI":"10.1109\/TCSI.2009.2039833","article-title":"Efficient simulation of weak loop filter nonlinearities in continuous-time oversampling converters","volume":"57","author":"pavan","year":"2010","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1974.9572"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917500"},{"key":"ref25","author":"schreier","year":"2005","journal-title":"Understanding Delta-Sigma Data Converters"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6222352\/06190724.pdf?arnumber=6190724","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:44Z","timestamp":1633909904000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6190724\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":31,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2191210","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,7]]}}}