{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,17]],"date-time":"2026-01-17T08:29:11Z","timestamp":1768638551269,"version":"3.49.0"},"reference-count":58,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/jssc.2012.2192661","type":"journal-article","created":{"date-parts":[[2012,5,24]],"date-time":"2012-05-24T14:44:42Z","timestamp":1337870682000},"page":"1483-1496","source":"Crossref","is-referenced-by-count":145,"title":["Low Store Energy, Low VDDmin, 8T2R Nonvolatile Latch and SRAM With Vertical-Stacked Resistive Memory (Memristor) Devices for Low Power Mobile Applications"],"prefix":"10.1109","volume":"47","author":[{"given":"Pi-Feng","family":"Chiu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Che-Wei","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ching-Hao","family":"Chuang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shyh-Shyuan","family":"Sheu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Sheng","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming-Jinn","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419060"},{"key":"ref38","first-page":"260","article-title":"A 0.13-<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m 6 4 Mb multi-layered conductive metal-oxide memory","author":"chevallier","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref33","first-page":"297","article-title":"Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO<ref_formula> <tex Notation=\"TeX\">$_{2}$<\/tex><\/ref_formula> based RRAM","author":"lee","year":"2008","journal-title":"Int Electron Devices Meeting (IEDM) Tech Dig"},{"key":"ref32","first-page":"474","article-title":"A 512 kB embedded phase change memory with 416 kB\/s write throughput at 100-A cell write current","author":"hanzawa","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908001"},{"key":"ref30","first-page":"280","article-title":"2 Mb spin-transfer torque RAM (SPRAM) with bit-by-bit bidirectional current write and parallelizing-direction current read","author":"kawahara","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref37","first-page":"200","article-title":"A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access time and 160 ns MLC-access capability","author":"sheu","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2034670"},{"key":"ref35","first-page":"460","article-title":"Evidence and solution of Over-RESET problem for HfO<ref_formula><tex Notation=\"TeX\">$ _{rm x}$<\/tex> <\/ref_formula> based resistive memory with sub-ns switching speed and high endurance","author":"lee","year":"2010","journal-title":"Int Electron Devices Meeting (IEDM) Tech Dig"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424411"},{"key":"ref28","first-page":"208","article-title":"A low-voltage 1 Mb FeRAM in 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex><\/ref_formula> CMOS featuring time-to-digital sensing for expanded operating margin in scaled CMOS","author":"qazi","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2091324"},{"key":"ref29","first-page":"462","article-title":"A 90 nm 12 ns 32 Mb 2T1MTJ MRAM","author":"nebashi","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/.2006.1629510"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803933"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280761"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425790"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.824705"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2011.2116786"},{"key":"ref25","first-page":"1","article-title":"Evolution of embedded flash memory technology for MCU","author":"hidaka","year":"2011","journal-title":"IEEE Int Conf IC Design Technol (ICICDT)"},{"key":"ref50","first-page":"22","article-title":"Forming-free nitrogen-doped AlOx RRAM with sub-uA programming current","author":"kim","year":"2011","journal-title":"IEEE Symp VLSI Technology Dig Tech Papers"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2083130"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051981"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1990.110162"},{"key":"ref55","first-page":"158","article-title":"A 45 nm 0.6 V cross-point 8T SRAM with negative biased read\/write assist","author":"yabuuchi","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref54","first-page":"1038","article-title":"Experiments on reducing standby current for compilable SRAM using hidden clustered source line control","author":"chang","year":"2007","journal-title":"Proc IEEE Int Conf ASIC"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4687366"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref11","first-page":"330","article-title":"A high-density subthreshold SRAM with data-independent bitline leakage and virtual ground replica scheme","author":"kim","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796676"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref13","first-page":"332","article-title":"A Sub-200 mV 6T SRAM in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS","author":"zhai","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","first-page":"2592","article-title":"A 256 kb sub-threshold SRAM in 65 nm CMOS","author":"calhoun","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013763"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NVSMW.2008.30"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023192"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.910492"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346730"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032493"},{"key":"ref3","first-page":"1030","article-title":"Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed read-time embedded systems","volume":"24","author":"yan","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1657","DOI":"10.1109\/TCSI.2008.2010101","article-title":"Wide VDD embedded asynchronous SRAM with dual-mode self-timed technique for dynamic voltage systems","volume":"56","author":"chang","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109440"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048496"},{"key":"ref49","first-page":"52","article-title":"Bi-layered RRAM with unlimited endurance and extremely uniform switching","author":"kim","year":"2011","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2091321"},{"key":"ref46","first-page":"48","article-title":"Highly reliable and fast nonvolatile hybrid switching ReRAM memory using thin <ref_formula><tex Notation=\"TeX\">$\\hbox{Al}_{2}\\hbox{O}_{3}$<\/tex><\/ref_formula> demonstrated at 54 nm memory array","author":"hi","year":"2011","journal-title":"IEEE Symp VLSI Technology Dig Tech Papers"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556180"},{"key":"ref48","first-page":"50","article-title":"High thermal robust ReRAM with a new method for suppressing read disturb","author":"terai","year":"2011","journal-title":"IEEE Symp VLSI Technology Dig Tech Papers"},{"key":"ref47","first-page":"44","article-title":"High performance unipolar <ref_formula> <tex Notation=\"TeX\">$\\hbox{AlO}_{\\rm y}\/\\hbox{HfO}_{\\rm x}\/\\hbox{Ni}$<\/tex> <\/ref_formula> based RRAM compatible with Si diodes for 3D application","author":"tran","year":"2011","journal-title":"IEEE Symp VLSI Technology Dig Tech Papers"},{"key":"ref42","first-page":"452","article-title":"Diode-less nano-scale <ref_formula> <tex Notation=\"TeX\">$\\hbox{ZrO}_{\\rm x}\/\\hbox{HfO}_{rm x}$<\/tex><\/ref_formula> RRAM device with excellent switching uniformity and reliability for high-density cross-point memory applications","author":"lee","year":"2010","journal-title":"Int Electron Devices Meeting (IEDM) Tech Dig"},{"key":"ref41","first-page":"101","article-title":"Effect of oxygen migration and interface engineering on resistance switching behavior of reactive metal\/polycrystalline <ref_formula> <tex Notation=\"TeX\">$\\hbox{Pr}_{0.7}\\hbox{Ca}_{0.3}\\hbox{MnO}_{3}$<\/tex><\/ref_formula> device for nonvolatile memory applications","author":"seong","year":"2009","journal-title":"Int Electron Devices Meeting (IEDM) Tech Dig"},{"key":"ref44","first-page":"444","article-title":"Low power operating bipolar TMO ReRAM for sub 10 nm era","author":"lee","year":"2010","journal-title":"Int Electron Devices Meeting (IEDM) Tech Dig"},{"key":"ref43","first-page":"440","article-title":"A forming-free <ref_formula> <tex Notation=\"TeX\">$\\hbox{WO}_{\\rm x}$<\/tex><\/ref_formula> resistive memory using a novel self-aligned field enhancement feature with excellent reliability and scalability","author":"chien","year":"2010","journal-title":"Int Electron Devices Meeting (IEDM) Tech Dig"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6203507\/06197240.pdf?arnumber=6197240","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T02:15:30Z","timestamp":1510625730000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6197240\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":58,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2192661","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6]]}}}