{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T14:33:31Z","timestamp":1775745211383,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/jssc.2012.2194847","type":"journal-article","created":{"date-parts":[[2012,5,30]],"date-time":"2012-05-30T18:21:41Z","timestamp":1338402101000},"page":"2174-2184","source":"Crossref","is-referenced-by-count":48,"title":["A Digitally Enhanced Dynamically Reconfigurable Analog Platform for Low-Power Signal Processing"],"prefix":"10.1109","volume":"47","author":[{"given":"Craig R.","family":"Schlottmann","sequence":"first","affiliation":[]},{"given":"Samuel","family":"Shapero","sequence":"additional","affiliation":[]},{"given":"Stephen","family":"Nease","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Hasler","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091687"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878477"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1328205"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.792610"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2165755"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1466033"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.913735"},{"key":"ref17","first-page":"4903","article-title":"An asynchronous delta-sigma converter implementation","author":"wei","year":"2006","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.918920"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023275"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.858618"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2056832"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5536992"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005697"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864115"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894803"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1639-8","author":"mead","year":"1989","journal-title":"Analog VLSI and Neural Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630046"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2042626"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071950"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6276273\/06208832.pdf?arnumber=6208832","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T07:15:35Z","timestamp":1510643735000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6208832\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":21,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2194847","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9]]}}}