{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T07:51:33Z","timestamp":1719906693362},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/jssc.2012.2196312","type":"journal-article","created":{"date-parts":[[2012,7,10]],"date-time":"2012-07-10T16:57:42Z","timestamp":1341939462000},"page":"1842-1853","source":"Crossref","is-referenced-by-count":11,"title":["0.16-0.25 pJ\/bit, 8 Gb\/s Near-Threshold Serial Link Receiver With Super-Harmonic Injection-Locking"],"prefix":"10.1109","volume":"47","author":[{"given":"Kangmin","family":"Hu","sequence":"first","affiliation":[]},{"given":"Rui","family":"Bai","sequence":"additional","affiliation":[]},{"given":"Tao","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Chao","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Ahmed","family":"Ragab","sequence":"additional","affiliation":[]},{"given":"Samuel","family":"Palermo","sequence":"additional","affiliation":[]},{"given":"Patrick Yin","family":"Chiang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.262000"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.917990"},{"key":"ref12","first-page":"510","article-title":"A sub-10 ps multi-phase sampling system using redundancy","author":"lee","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920330"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2162382"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.766813"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803935"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.658625"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870898"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/982314"},{"key":"ref4","first-page":"452","article-title":"A 27 Gb\/s forwarded-clock I\/O receiver using an injection-locked LC-DCO in 45 nm CMOS","author":"o'mahoney","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2131730"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040116"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803937"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2033621"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2076214"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917522"},{"key":"ref1","year":"2009","journal-title":"International Roadmap Committee (IRC) International Technology Roadmap for Semiconductors"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.931647"},{"key":"ref22","first-page":"314","article-title":"A double-tail latch-type voltage sense amplifier with 18 ps setup + hold time","author":"schinkel","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.910473"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1946.229930"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.551926"},{"key":"ref26","first-page":"89","article-title":"18 GHz and 7 GHz superharmonic injection-locked dividers in 0.25 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS technology","author":"chen","year":"2002","journal-title":"Proc ESSCIRC"},{"key":"ref25","first-page":"665","article-title":"A 3 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>W, 400 MHz divide-by-5 injection-locked frequency divider with 56% lock range in 90 nm CMOS","author":"hu","year":"2008","journal-title":"Proc IEEE Radio Frequency Integrated Circuit (RFIC) Symp"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6244839\/06236223.pdf?arnumber=6236223","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,23]],"date-time":"2018-01-23T18:34:50Z","timestamp":1516732490000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6236223\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":26,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2196312","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,8]]}}}