{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T15:49:31Z","timestamp":1776181771287,"version":"3.50.1"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2012,10,1]],"date-time":"2012-10-01T00:00:00Z","timestamp":1349049600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/jssc.2012.2209809","type":"journal-article","created":{"date-parts":[[2012,9,20]],"date-time":"2012-09-20T18:05:23Z","timestamp":1348164323000},"page":"2433-2443","source":"Crossref","is-referenced-by-count":60,"title":["A 2.4 GHz Fractional-N Frequency Synthesizer With High-OSR \u0394\u03a3 Modulator and Nested PLL"],"prefix":"10.1109","volume":"47","author":[{"given":"Pyoungwon","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongmin","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"SeongHwan","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870894"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820858"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2008.918166"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2110390"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822896"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.229400"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.551926"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.760367"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/el:20001358"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028753"},{"key":"ref3","first-page":"340","article-title":"A low-noise, wide-BW 3.6 GHz digital <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> fractional-N frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation","author":"hsu","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","first-page":"98","article-title":"A 570fs<ref_formula><tex Notation=\"TeX\">$_{\\rm rms}$<\/tex><\/ref_formula> integrated-jitter ring-VCO-based 1.21 GHz PLL with hybrid loop","author":"sai","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908763"},{"key":"ref8","first-page":"344","article-title":"A 14.2 mW 2.55-to-3 GHz cascaded PLL with reference injection, 800 MHz delta-sigma modulator and 255fs<ref_formula> <tex Notation=\"TeX\">$_{\\rm rms}$<\/tex><\/ref_formula> integrated jitter in 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu$<\/tex><\/ref_formula>m CMOS","author":"park","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055308"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433841"},{"key":"ref9","first-page":"390","article-title":"A 1 MHz-bandwidth type-I <ref_formula> <tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> fractional-N synthesizer for WiMAX applications","author":"hedayati","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","first-page":"392","article-title":"A 2.2 GHz 7.6 mW sub-sampling PLL with <ref_formula> <tex Notation=\"TeX\">$-$<\/tex><\/ref_formula>126 dBc\/Hz in-band phase noise and 0.15 psrms jitter in 0.18&#x00B5;m CMOS","author":"gao","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6320632\/06308731.pdf?arnumber=6308731","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:08Z","timestamp":1633909868000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6308731\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":19,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2209809","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,10]]}}}