{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,22]],"date-time":"2026-09-22T15:29:28Z","timestamp":1790090968565,"version":"4.0.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/jssc.2012.2209810","type":"journal-article","created":{"date-parts":[[2012,8,28]],"date-time":"2012-08-28T18:20:12Z","timestamp":1346178012000},"page":"2693-2700","source":"Crossref","is-referenced-by-count":11,"title":["A Leakage-Current-Recycling Phase-Locked Loop in 65 nm CMOS Technology"],"prefix":"10.1109","volume":"47","author":[{"given":"I-Ting","family":"Lee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yun-Ta","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shen-Iuan","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820873"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/16.52446"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2009.0097"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e89-c.3.295"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332807"},{"key":"ref5","first-page":"272","article-title":"A 1 V CMOS PLL designed in high-leakage CMOS process operating at 10–700 MHz","author":"holzer","year":"2002","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2209810"},{"key":"ref8","first-page":"400","article-title":"A leakage-suppression technique for phase-locked systems in 65 nm CMOS technology","author":"hung","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","first-page":"134","article-title":"A 1–4 Gbps quad transceiver cell using PLL with gate current leakage compensator in 90 nm CMOS","author":"frans","year":"2004","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.923737"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2020948"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.818917"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6339059\/06289390.pdf?arnumber=6289390","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:08Z","timestamp":1633909868000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6289390\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":12,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2209810","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11]]}}}