{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T07:01:41Z","timestamp":1768546901640,"version":"3.49.0"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/jssc.2012.2213513","type":"journal-article","created":{"date-parts":[[2012,12,13]],"date-time":"2012-12-13T19:06:03Z","timestamp":1355425563000},"page":"150-158","source":"Crossref","is-referenced-by-count":62,"title":["A 4.6 GHz 162 Mb SRAM Design in 22 nm Tri-Gate CMOS Technology With Integrated Read and Write Assist Circuitry"],"prefix":"10.1109","volume":"48","author":[{"given":"Eric","family":"Karl","sequence":"first","affiliation":[]},{"given":"Yih","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yong-Gee","family":"Ng","sequence":"additional","affiliation":[]},{"given":"Zheng","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Fatih","family":"Hamzaoglu","sequence":"additional","affiliation":[]},{"given":"Mesut","family":"Meterelliyoz","sequence":"additional","affiliation":[]},{"given":"John","family":"Keane","sequence":"additional","affiliation":[]},{"given":"Uddalak","family":"Bhattacharya","sequence":"additional","affiliation":[]},{"given":"Kevin","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Kaizad","family":"Mistry","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Bohr","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"A 32 nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}^{2}$<\/tex> <\/ref_formula> SRAM cell size in a 291 Mb array","author":"natarajan","year":"2008","journal-title":"IEDM Dig Tech Papers"},{"key":"ref11","first-page":"456","article-title":"A 4.0 GHz 291 Mb voltage-scalable SRAM design in 32 nm high- <ref_formula><tex Notation=\"TeX\">$\\kappa$<\/tex> <\/ref_formula> metal-gate CMOS with integrated power management","author":"wang","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","first-page":"32.1.1","article-title":"Dynamic behavior of SRAM data retention and a novel transient voltage collapse technique for 0.6 V 32 nm LP SRAM","author":"wang","year":"2011","journal-title":"IEDM Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672107"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2084490"},{"key":"ref15","article-title":"A 22 nm IA multi-CPU and GPU system-on-chip","author":"damaraju","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","first-page":"254","article-title":"A 64 Mb SRAM in 32 nm high-k metal-gate SOI technology with 0.7 V operation enabled by stability, write-ability and read-ability enhancements","author":"pilo","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"348","article-title":"A configurable SRAM with constant-negative-level write buffer for low-voltage operation with 0.149 <ref_formula> <tex Notation=\"TeX\">$\\mu\\hbox{m}^{2}$<\/tex><\/ref_formula> cell in 32 nm high-k metal-gate CMOS","author":"fujimura","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705289"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref8","article-title":"A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors","author":"auth","year":"2012","journal-title":"VLSI Technology"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014015"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"ref1","first-page":"458","article-title":"A process-variation-tolerant dual-power-supply SRAM with 0.179 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}^{2}$<\/tex> <\/ref_formula> Cell in 40 nm CMOS using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175793"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6399535\/06381488.pdf?arnumber=6381488","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:36Z","timestamp":1633909896000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6381488\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":15,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2213513","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,1]]}}}