{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:24:46Z","timestamp":1763724286818},"reference-count":6,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/jssc.2012.2215094","type":"journal-article","created":{"date-parts":[[2012,10,18]],"date-time":"2012-10-18T06:34:42Z","timestamp":1350542082000},"page":"159-167","source":"Crossref","is-referenced-by-count":20,"title":["A 19 nm 112.8 mm$^{2}$ 64 Gb Multi-Level Flash Memory With 400 Mbit\/sec\/pin 1.8 V Toggle Mode Interface"],"prefix":"10.1109","volume":"48","author":[{"given":"Kazushige","family":"Kanda","sequence":"first","affiliation":[]},{"given":"Noboru","family":"Shibata","sequence":"additional","affiliation":[]},{"given":"Toshiki","family":"Hisada","sequence":"additional","affiliation":[]},{"given":"Katsuaki","family":"Isobe","sequence":"additional","affiliation":[]},{"given":"Manabu","family":"Sato","sequence":"additional","affiliation":[]},{"given":"Yui","family":"Shimizu","sequence":"additional","affiliation":[]},{"given":"Takahiro","family":"Shimizu","sequence":"additional","affiliation":[]},{"given":"Takahiro","family":"Sugimoto","sequence":"additional","affiliation":[]},{"given":"Tomohiro","family":"Kobayashi","sequence":"additional","affiliation":[]},{"given":"Naoaki","family":"Kanagawa","sequence":"additional","affiliation":[]},{"given":"Yasuyuki","family":"Kajitani","sequence":"additional","affiliation":[]},{"given":"Takeshi","family":"Ogawa","sequence":"additional","affiliation":[]},{"given":"Kiyoaki","family":"Iwasa","sequence":"additional","affiliation":[]},{"given":"Masatsugu","family":"Kojima","sequence":"additional","affiliation":[]},{"given":"Toshihiro","family":"Suzuki","sequence":"additional","affiliation":[]},{"given":"Yuya","family":"Suzuki","sequence":"additional","affiliation":[]},{"given":"Shintaro","family":"Sakai","sequence":"additional","affiliation":[]},{"given":"Tomofumi","family":"Fujimura","sequence":"additional","affiliation":[]},{"given":"Yuko","family":"Utsunomiya","sequence":"additional","affiliation":[]},{"given":"Toshifumi","family":"Hashimoto","sequence":"additional","affiliation":[]},{"given":"Naoki","family":"Kobayashi","sequence":"additional","affiliation":[]},{"given":"Yuuki","family":"Matsumoto","sequence":"additional","affiliation":[]},{"given":"Satoshi","family":"Inoue","sequence":"additional","affiliation":[]},{"given":"Yoshinao","family":"Suzuki","sequence":"additional","affiliation":[]},{"given":"Yasuhiko","family":"Honda","sequence":"additional","affiliation":[]},{"given":"Yosuke","family":"Kato","sequence":"additional","affiliation":[]},{"given":"Shingo","family":"Zaitsu","sequence":"additional","affiliation":[]},{"given":"Hardwell","family":"Chibvongodze","sequence":"additional","affiliation":[]},{"given":"Mitsuyuki","family":"Watanabe","sequence":"additional","affiliation":[]},{"given":"Hong","family":"Ding","sequence":"additional","affiliation":[]},{"given":"Naoki","family":"Ookuma","sequence":"additional","affiliation":[]},{"given":"Ryuji","family":"Yamashita","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"420","article-title":"A 34 MB\/s-program-throughput 16 Gb MLC NAND with all-bitline architecture in 56 nm","author":"cernea","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"198","article-title":"A 151 mm<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^{2}$<\/tex><\/formula> 64 Gb MLC NAND flash memory in 24 nm CMOS technology","author":"fukuda","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NVSMW.2007.4290578"},{"key":"ref5","first-page":"442","article-title":"A 159 mm<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^{2}$<\/tex><\/formula> 32 nm 32 Gb MLC NAND-flash memory with 200 MB\/s asynchronous DDR interface","author":"kim","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007154"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977400"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6399535\/06332543.pdf?arnumber=6332543","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T08:53:12Z","timestamp":1510649592000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6332543\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":6,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2215094","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,1]]}}}