{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T18:13:15Z","timestamp":1770833595943,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/jssc.2012.2216414","type":"journal-article","created":{"date-parts":[[2012,10,9]],"date-time":"2012-10-09T18:07:35Z","timestamp":1349806055000},"page":"3232-3248","source":"Crossref","is-referenced-by-count":153,"title":["A 28-Gb\/s 4-Tap FFE\/15-Tap DFE Serial Link Transceiver in 32-nm SOI CMOS Technology"],"prefix":"10.1109","volume":"47","author":[{"given":"J. F.","family":"Bulzacchelli","sequence":"first","affiliation":[]},{"given":"C.","family":"Menolfi","sequence":"additional","affiliation":[]},{"given":"T. J.","family":"Beukema","sequence":"additional","affiliation":[]},{"given":"D. W.","family":"Storaska","sequence":"additional","affiliation":[]},{"given":"J.","family":"Hertle","sequence":"additional","affiliation":[]},{"given":"D. R.","family":"Hanson","sequence":"additional","affiliation":[]},{"family":"Ping-Hsuan Hsieh","sequence":"additional","affiliation":[]},{"given":"S. V.","family":"Rylov","sequence":"additional","affiliation":[]},{"given":"D.","family":"Furrer","sequence":"additional","affiliation":[]},{"given":"D.","family":"Gardellini","sequence":"additional","affiliation":[]},{"given":"A.","family":"Prati","sequence":"additional","affiliation":[]},{"given":"T.","family":"Morf","sequence":"additional","affiliation":[]},{"given":"V.","family":"Sharma","sequence":"additional","affiliation":[]},{"given":"R.","family":"Kelkar","sequence":"additional","affiliation":[]},{"given":"H. A.","family":"Ainspan","sequence":"additional","affiliation":[]},{"given":"W. R.","family":"Kelly","sequence":"additional","affiliation":[]},{"given":"L. R.","family":"Chieco","sequence":"additional","affiliation":[]},{"given":"G. A.","family":"Ritter","sequence":"additional","affiliation":[]},{"given":"J. A.","family":"Sorice","sequence":"additional","affiliation":[]},{"given":"J. D.","family":"Garlett","sequence":"additional","affiliation":[]},{"given":"R.","family":"Callan","sequence":"additional","affiliation":[]},{"given":"M.","family":"Brandli","sequence":"additional","affiliation":[]},{"given":"P.","family":"Buchmann","sequence":"additional","affiliation":[]},{"given":"M.","family":"Kossel","sequence":"additional","affiliation":[]},{"given":"T.","family":"Toifl","sequence":"additional","affiliation":[]},{"given":"D. J.","family":"Friedman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"2646","DOI":"10.1109\/JSSC.2005.856583","article-title":"A 6.25-Gb\/s binary transceiver in 0.13-<ref_formula><tex Notation=\"TeX\">$\\mu$<\/tex><\/ref_formula>m CMOS for serial data transmission across high loss legacy backplane channels","volume":"40","author":"payne","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2008.2011138"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177035"},{"key":"ref14","article-title":"Design considerations in high speed SerDes (25 Gbps)","author":"zhong","year":"2008","journal-title":"Proc IEC DesignCon"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185342"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"2905","DOI":"10.1109\/JSSC.2008.2006230","article-title":"A T-coil-enhanced 8.5<formula formulatype=\"inline\"><tex Notation=\"TeX\">$~$<\/tex> <\/formula>Gb\/s high-swing SST transmitter in 65 nm bulk CMOS with <ref_formula> <tex Notation=\"TeX\">$&#60;-$<\/tex><\/ref_formula>16<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$~$<\/tex><\/formula>dB return loss over 10 GHz bandwidth","volume":"43","author":"kossel","year":"2008","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref17","article-title":"The impact of PCB laminate weave on the electrical performance of differential signaling at multi-gigabit data rates","author":"mcmorrow","year":"2005","journal-title":"Proc IEC DesignCon"},{"key":"ref18","first-page":"446","article-title":"A 16 Gb\/s source-series terminated transmitter in 65<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$~$<\/tex><\/formula>nm CMOS SOI","author":"menolfi","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref19","author":"bernstein","year":"2000","journal-title":"SOI Circuit Design Concepts"},{"key":"ref4","year":"0","journal-title":"InfiniBand Roadmap"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014733"},{"key":"ref27","first-page":"216","article-title":"A 19 Gb\/s 38 mW 1-tap speculative DFE receiver in 90<formula formulatype=\"inline\"><tex Notation=\"TeX\">$~$<\/tex> <\/formula>nm CMOS","author":"turker","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref3","author":"d'ambrosia","year":"2012","journal-title":"IEEE 802 3WG Closing Plenary Report"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055366"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216412"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746349"},{"key":"ref8","year":"0","journal-title":"2011 Edition"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168871"},{"key":"ref2","year":"0","journal-title":"Fibre Channel Solutions Guide Book 2010"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856584"},{"key":"ref1","year":"2011","journal-title":"Common electrical I\/O (CEI)Electrical and jitter interoperability agreements for 6G+ bps 11G+ bps and 25G+ bps I\/O"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835639"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.735544"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031026"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"2138","DOI":"10.1109\/JSSC.2003.818567","article-title":"10-Gb\/s limiting amplifier and laser\/modulator driver in 0.18- <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex> <\/ref_formula> CMOS technology","volume":"38","author":"galal","year":"2003","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884342"},{"key":"ref26","first-page":"180","article-title":"A scalable 3.6-to-5.2 mW 5-to-10<formula formulatype=\"inline\"><tex Notation=\"TeX\">$~$<\/tex><\/formula>Gb\/s 4-tap DFE in 32 nm CMOS","author":"chen","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373378"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6392234\/06327618.pdf?arnumber=6327618","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:50:33Z","timestamp":1633909833000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6327618\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":29,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2216414","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12]]}}}