{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T04:47:46Z","timestamp":1764305266293},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/jssc.2012.2220671","type":"journal-article","created":{"date-parts":[[2012,11,21]],"date-time":"2012-11-21T19:02:28Z","timestamp":1353524548000},"page":"8-19","source":"Crossref","is-referenced-by-count":70,"title":["A 65 nm 32 b Subthreshold Processor With 9T Multi-Vt SRAM and Adaptive Supply Voltage Control"],"prefix":"10.1109","volume":"48","author":[{"given":"Sven","family":"Lutkemeier","sequence":"first","affiliation":[]},{"given":"Thorsten","family":"Jungeblut","sequence":"additional","affiliation":[]},{"given":"Hans Kristian Otnes","family":"Berge","sequence":"additional","affiliation":[]},{"given":"Snorre","family":"Aunet","sequence":"additional","affiliation":[]},{"given":"Mario","family":"Porrmann","sequence":"additional","affiliation":[]},{"given":"Ulrich","family":"Ruckert","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803957"},{"key":"ref31","first-page":"2592","article-title":"A 256 kb sub-threshold SRAM in 65 nm CMOS","author":"calhoun","year":"2006","journal-title":"Proc IEEE ISSCC 2006"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001903"},{"key":"ref36","author":"best","year":"2007","journal-title":"Phase-Locked Loops Design Simulation and Applications"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692820"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871537"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537349"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea1010001"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2009.5397800"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165603"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2034233"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2056110"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1973.1050440"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2010.14"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007160"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2162159"},{"key":"ref4","author":"wang","year":"2006","journal-title":"Sub-Threshold Design for Ultra Low-Power Systems"},{"key":"ref27","first-page":"908","volume":"3728","author":"wellig","year":"2005","journal-title":"Integrated Circuit Design Power and Timing Modeling Optimization and Simulation"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.179198"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917505"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2187474"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2135550"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342694"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"154","DOI":"10.1109\/VLSIC.2006.1705356","article-title":"A 2.60 pJ\/inst subthreshold sensor processor for optimal energy efficiency","author":"zhai","year":"2006","journal-title":"Proc VLSI Circuits 2006 Symp"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1972.1050260"},{"key":"ref9","first-page":"484","article-title":"A 200 mv 32 b subthreshold processor with adaptive supply voltage control","author":"luetkemeier","year":"2012","journal-title":"Proc IEEE ISSCC 2012"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1969.7331"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2005.1497065"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2198984"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914328"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2158345"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915499"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724517"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6399535\/06359800.pdf?arnumber=6359800","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,14]],"date-time":"2020-04-14T19:30:46Z","timestamp":1586892646000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6359800\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":36,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2220671","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,1]]}}}