{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:09:40Z","timestamp":1780675780665,"version":"3.54.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/jssc.2012.2220912","type":"journal-article","created":{"date-parts":[[2012,11,29]],"date-time":"2012-11-29T14:04:28Z","timestamp":1354197868000},"page":"66-81","source":"Crossref","is-referenced-by-count":131,"title":["Bubble Razor: Eliminating Timing Margins in an ARM Cortex-M3 Processor in 45 nm CMOS Using Architecturally Independent Error Detection and Correction"],"prefix":"10.1109","volume":"48","author":[{"given":"Matthew","family":"Fojtik","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Fick","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yejoong","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nathaniel","family":"Pinckney","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David Money","family":"Harris","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519745"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766651"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079410"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"ref16","first-page":"492","article-title":"A 530 mV 10-lane SIMD processor with variation resiliency in 45 nm SOI","author":"pawlowski","year":"2012","journal-title":"IEEE ISSCC 2012 Dig"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177103"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266273"},{"key":"ref19","year":"0","journal-title":"ARM Cortex-M3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref3","first-page":"486","article-title":"13% power reduction in 16 b integer unit in 40 nm CMOS by adaptive power supply voltage control with parity-based error prediction and detection (pepd) and fully integrated digital LDO","author":"hirairi","year":"2012","journal-title":"IEEE ISSCC 2012 Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838021"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566437"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373462"},{"key":"ref1","first-page":"112","article-title":"tunable replica circuits and adaptive voltage-frequency techniques for dynamic voltage, temperature, and aging variation tolerance","author":"tschanz","year":"2009","journal-title":"2009 Symposium on VLSI Circuits VLSIC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"key":"ref20","author":"harris","year":"2001","journal-title":"Skew-Tolerant Circuit Design"},{"key":"ref21","author":"weste","year":"2010","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6399535\/06365269.pdf?arnumber=6365269","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T08:53:37Z","timestamp":1510649617000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6365269\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":21,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2220912","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,1]]}}}