{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T05:56:31Z","timestamp":1769752591908,"version":"3.49.0"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/jssc.2012.2223036","type":"journal-article","created":{"date-parts":[[2012,12,31]],"date-time":"2012-12-31T19:09:04Z","timestamp":1356980944000},"page":"82-90","source":"Crossref","is-referenced-by-count":38,"title":["The Next Generation 64b SPARC Core in a T4 SoC Processor"],"prefix":"10.1109","volume":"48","author":[{"given":"Jinuk Luke","family":"Shin","sequence":"first","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Robert","family":"Golla","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Hongping","family":"Li","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Sudesna","family":"Dash","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Youngmoon","family":"Choi","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Alan","family":"Smith","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Harikaran","family":"Sathianathan","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Mayur","family":"Joshi","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Heechoul","family":"Park","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Mohamed","family":"Elgebaly","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Sebastian","family":"Turullols","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Song","family":"Kim","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Robert","family":"Masleid","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Georgios K.","family":"Konstadinidis","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Mary Jo","family":"Doherty","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Greg","family":"Grohoski","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Curtis","family":"McAllister","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Sun's next-generation multi-threaded processor— Rainbow Falls","author":"patel","year":"2009","journal-title":"Hot Chips Symp"},{"key":"ref3","article-title":"Victoria falls: Scaling highly-threaded processor cores","author":"phillips","year":"2007","journal-title":"Hot Chips Symp"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885049"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176878"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722259"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080491"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825121"},{"key":"ref7","article-title":"T4: A highly threaded server-on-a-chip with native support for heterogeneous computing","author":"golla","year":"2011","journal-title":"Hot Chips 19 Symp"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2167823"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6399535\/06399578.pdf?arnumber=6399578","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,22]],"date-time":"2024-03-22T18:06:32Z","timestamp":1711130792000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6399578\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":11,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2223036","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,1]]}}}