{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,26]],"date-time":"2026-09-26T17:01:47Z","timestamp":1790442107952,"version":"4.1.0"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2013,2,1]],"date-time":"2013-02-01T00:00:00Z","timestamp":1359676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/jssc.2012.2227604","type":"journal-article","created":{"date-parts":[[2013,1,24]],"date-time":"2013-01-24T19:09:45Z","timestamp":1359054585000},"page":"391-404","source":"Crossref","is-referenced-by-count":34,"title":["A 7.5-Gb\/s One-Tap-FFE Transmitter With Adaptive Far-End Crosstalk Cancellation Using Duty Cycle Detection"],"prefix":"10.1109","volume":"48","author":[{"given":"Shih-Yuan","family":"Kao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shen-Iuan","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EUMC.2008.4751682"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672166"},{"key":"ref12","first-page":"66","article-title":"A 2 Gb\/s\/pin 4-PAM parallel bus interface with transmit crosstalk cancellation, equalization, and integrating receivers","author":"zerbe","year":"2001","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617597"},{"key":"ref14","first-page":"1","article-title":"A crosstalk-and-ISI equalizing receiver in 2-drop single-ended SSTL memory channel","author":"bae","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref15","first-page":"498","article-title":"A 40 nm 2 Gb 7 Gb\/s\/pin GDDR5 SDRAM with a programmable DQ ordering crosstalk equalizer and adjustable clock-tracking BW","author":"bae","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref16","first-page":"446","article-title":"A 15 Gb\/s 0.5 mW\/Gb\/s 2-tap DFE receiver with far-end crosstalk cancellation","author":"nazari","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2151410"},{"key":"ref18","first-page":"140","article-title":"A 5 Gb\/s single-ended parallel receiver with adaptive FEXT cancellation","author":"lee","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2004.1338895"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2037474"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"552","DOI":"10.1109\/TADVP.2009.2033938","article-title":"Serpentine microstrip lines with zero far-end crosstalk for parallel high-speed DRAM interfaces","volume":"33","author":"lee","year":"2010","journal-title":"IEEE Trans Adv Packag"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2008.924226"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864113"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/LMWC.2008.2008536","article-title":"Reduction of transient far-end crosstalk voltage and jitter in DIMM connectors for DRAM interface","volume":"19","author":"lee","year":"2009","journal-title":"IEEE Microw Wireless Compon Lett"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2004.839311"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.833569"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028917"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/6040.982839"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898514"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6419809\/06387332.pdf?arnumber=6387332","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:37Z","timestamp":1638217717000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6387332\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":21,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2227604","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,2]]}}}