{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:44:16Z","timestamp":1774716256327,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2013,2,1]],"date-time":"2013-02-01T00:00:00Z","timestamp":1359676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/jssc.2012.2227612","type":"journal-article","created":{"date-parts":[[2013,1,24]],"date-time":"2013-01-24T19:09:45Z","timestamp":1359054585000},"page":"344-357","source":"Crossref","is-referenced-by-count":51,"title":["A 24-Gb\/s Double-Sampling Receiver for Ultra-Low-Power Optical Communication"],"prefix":"10.1109","volume":"48","author":[{"given":"Meisam Honarvar","family":"Nazari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Azita","family":"Emami-Neyestanak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"360","article-title":"10 Gb\/s 15 mW optical receiver with integrated germanium photodetector and hybrid inductor peaking in 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex><\/ref_formula> SOI CMOS technology","author":"kucharski","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908713"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542315"},{"key":"ref13","first-page":"130","article-title":"An 18.6 Gb\/s double-sampling receiver in 65 nm CMOS for ultra low-power optical communication","author":"nazari","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.881204"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015053"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.641688"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/el:19750415"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346633"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007439"},{"key":"ref3","first-page":"446","article-title":"A 15 Gb\/s 0.5 mW\/Gb\/s 2-tap DFE receiver with far-end crosstalk cancellation","author":"nazari","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"3343","article-title":"A compact 4 <ref_formula> <tex Notation=\"TeX\">$\\times$<\/tex><\/ref_formula> 25-Gb\/s 3.0 mW\/Gb\/s CMOS-based optical receiver for board-to-board interconnects","volume":"28","author":"takemoto","year":"2010","journal-title":"J Lightw Technol"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856575"},{"key":"ref8","first-page":"290","article-title":"10 Gbps, 530 fJ\/b optical transceiver circuits in 40 nm CMOS","author":"liu","year":"2011","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034444"},{"key":"ref2","first-page":"182","article-title":"A 10 Gb\/s compact low-power serial I\/O with DFE-IIR equalization in 65 nm CMOS","author":"liu","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"162","article-title":"A 16 Gb\/s 1st-tap FFE and 3-tap DFE in 90 nm CMOS","author":"sugita","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920330"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/OIC.2012.6224419"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191684"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6419809\/06387330.pdf?arnumber=6387330","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:37Z","timestamp":1638217717000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6387330\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":21,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2227612","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,2]]}}}