{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,11,5]],"date-time":"2022-11-05T04:31:17Z","timestamp":1667622677354},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2013,2,1]],"date-time":"2013-02-01T00:00:00Z","timestamp":1359676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,2]]},"DOI":"10.1109\/jssc.2012.2229068","type":"journal-article","created":{"date-parts":[[2013,1,8]],"date-time":"2013-01-08T22:13:07Z","timestamp":1357683187000},"page":"611-623","source":"Crossref","is-referenced-by-count":10,"title":["Low-Voltage Embedded NAND-ROM Macros Using Data-Aware Sensing Reference Scheme for VDDmin, Speed and Power Improvement"],"prefix":"10.1109","volume":"48","author":[{"given":"Shu-Meng","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Chuang","family":"Chiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming-Pin","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroyuki","family":"Yamauchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2000.844420"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref33","year":"2010","journal-title":"Single-Ended Sense Amplifier Using Dynamic Reference Voltage and Operation Method Thereof"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/4.273"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.883091"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837967"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1998.646654"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628876"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006428"},{"key":"ref34","first-page":"206","article-title":"An offset-tolerant current-sampling-based sense amplifier for sub-100 nA-cell-current nonvolatile memory","author":"chang","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.910490"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.16297"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.280706"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.924859"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2000.852793"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1999.797248"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.953480"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.688044"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"539","DOI":"10.1109\/4.328638","article-title":"A quick intelligent page-programming architecture and a shielded bitline sensing method for 3 V-only NAND flash memory","volume":"29","author":"tanaka","year":"1994","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref23","first-page":"507","article-title":"A 56 nm CMOS 99 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^2$<\/tex><\/formula> 8 Gb multi-level NAND Flash memory with 10 MBs program throughput","author":"takeuchi","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.760379"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818143"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.875308"},{"key":"ref51","year":"2006","journal-title":"Synchronous VIA1 ROM Compiler (UMC 90 nm Generic Logic Process)"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332709"},{"key":"ref10","first-page":"30","article-title":"A 1.25 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^2$<\/tex><\/formula> cell 32 Kb electrical fuse memory in 32 nm CMOS with 700 mV Vddmin and parallel\/serial interface","author":"chung","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2011.2116786"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.780493"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862343"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006794"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1976.1050736"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051802"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.873640"},{"key":"ref17","first-page":"17","article-title":"A 0.29 V embedded NAND-ROM in 90 nm CMOS for ultra low voltage applications","author":"chang","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2060279"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672110"},{"key":"ref4","first-page":"239","article-title":"3-Transistor antifuse OTP ROM array using standard CMOS process","author":"kim","year":"2003","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013763"},{"key":"ref6","first-page":"13","article-title":"embedded otp fuse in cmos logic process","author":"lin","year":"2005","journal-title":"Proc IEEE Int Workshop on Memory Technology Design and Testing (MTDT)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2018169"},{"key":"ref8","first-page":"406","article-title":"a commercial field-programmable dense efuse array memory with 99.999% sense yield for 45 nm soi cmos","author":"uhlmann","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/.2006.1629479"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813244"},{"key":"ref9","first-page":"28","article-title":"High-density 3-D metal-fuse PROM featuring 1.37 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^2$<\/tex><\/formula> 1T1R bit cell in 32 nm high-k metal-gate CMOS technology","author":"kulkarni","year":"2009","journal-title":"Symp VLSI Circuits Dig Papers"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.688077"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/4.726553"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/4.173122"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010811"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893626"},{"key":"ref41","author":"razavi","year":"2004","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/4.705359"},{"key":"ref43","first-page":"370","article-title":"A high-performance ROM compiler for 0.50 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m and 0.36 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS technologies","author":"barry","year":"1995","journal-title":"Proc IEEE Int ASIC Conf and Exhibit"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6419809\/06407148.pdf?arnumber=6407148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:38Z","timestamp":1638217718000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6407148\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":52,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2229068","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,2]]}}}