{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T18:37:03Z","timestamp":1768070223368,"version":"3.49.0"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T00:00:00Z","timestamp":1362096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/jssc.2012.2230515","type":"journal-article","created":{"date-parts":[[2013,2,20]],"date-time":"2013-02-20T21:52:22Z","timestamp":1361397142000},"page":"878-891","source":"Crossref","is-referenced-by-count":92,"title":["A High-Speed 7.2-ns Read-Write Random Access 4-Mb Embedded Resistive RAM (ReRAM) Macro Using Process-Variation-Tolerant Current-Mode Read Schemes"],"prefix":"10.1109","volume":"48","author":[{"given":"Meng-Fan","family":"Chang","sequence":"first","affiliation":[]},{"given":"Shyh-Shyuan","family":"Sheu","sequence":"additional","affiliation":[]},{"given":"Ku-Feng","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Che-Wei","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Chia-Chen","family":"Kuo","sequence":"additional","affiliation":[]},{"given":"Pi-Feng","family":"Chiu","sequence":"additional","affiliation":[]},{"given":"Yih-Shan","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Yu-Sheng","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Heng-Yuan","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Chen-Hsin","family":"Lien","sequence":"additional","affiliation":[]},{"given":"Frederick T.","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Keng-Li","family":"Su","sequence":"additional","affiliation":[]},{"given":"Tzu-Kun","family":"Ku","sequence":"additional","affiliation":[]},{"given":"Ming-Jer","family":"Kao","sequence":"additional","affiliation":[]},{"given":"Ming-Jinn","family":"Tsai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818144"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556227"},{"key":"ref33","first-page":"210","article-title":"A 4 Mb conductive-bridge resistive memory with 2.3 GB\/s read-throughput and 216 MB\/s program-throughput","author":"otsuka","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref32","first-page":"260","article-title":"A 0.13 $\\mu\\hbox{m}$<\/tex><\/formula> 64 Mb multi-layered conductive metal-oxide memory","author":"chevallier","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref31","first-page":"1011","article-title":"50 nm $\\hbox{HfO}_{2}$<\/tex><\/formula> ReRAM with 50-times endurance enhancement by set\/reset turnback pulse & verify scheme","author":"higuchi","year":"2011","journal-title":"Proc Int Conf Solid State Devices Mat"},{"key":"ref30","first-page":"22","article-title":"Forming-free nitrogen-doped $\\hbox{AlO}_{\\rm x}$<\/tex><\/formula> RRAM with sub-$\\mu\\hbox{A}$<\/tex> <\/formula> programming current","author":"kim","year":"2011","journal-title":"IEEE Symp VLSI Technol Dig Tech Papers"},{"key":"ref37","first-page":"268","article-title":"A 90 nm 4 Mb embedded Phase-Change memory with 1.2 V 12 ns read access time and 1 MB\/s write throughput","author":"sandre","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/4.924859"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013763"},{"key":"ref34","first-page":"432","article-title":"An 8 Mb multi-layered cross-point ReRAM macro with 443 MB\/s write throughput","author":"kawahara","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref28","first-page":"48","article-title":"Highly reliable and fast nonvolatile hybrid switching ReRAM memory using thin $\\hbox{Al}_{2}\\hbox{O}_{3}$<\/tex><\/formula> demonstrated at 54 nm memory array","author":"hi","year":"2011","journal-title":"IEEE Symp VLSI Technol Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556180"},{"key":"ref29","first-page":"44","article-title":"High performance unipolar $\\hbox{AlO}_{\\rm y}$<\/tex><\/formula>\/$\\hbox{HfO}_{\\rm x}$<\/tex><\/formula>\/Ni based RRAM compatible with Si diodes for 3D application","author":"tran","year":"2011","journal-title":"IEEE Symp VLSI Technol Dig Tech Papers"},{"key":"ref2","first-page":"268","article-title":"A 90 nm 4 Mb embedded Phase-Change memory with 1.2 V 12 ns read access time and 1 MB\/s write throughput","author":"sandre","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","first-page":"474","article-title":"A 512 kB embedded Phase Change Memory with 416 kB\/s write through at 100 $\\mu{\\rm A}$<\/tex><\/formula> cell write current","author":"hanzawa","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref20","first-page":"1","article-title":"Low power and high speed bipolar switching with a thin reactive ti buffer layer in robust $\\hbox{HfO}_{2}$<\/tex><\/formula> based RRAM","author":"lee","year":"2008","journal-title":"Int Electron Devices Meeting Tech Dig Papers"},{"key":"ref22","first-page":"460","article-title":"Evidence and solution of over-RESET problem for $\\hbox{HfO}_{\\rm x}$<\/tex><\/formula> based resistive memory with sub-ns switching speed and high endurance","author":"lee","year":"2010","journal-title":"Int Electron Devices Meeting Tech Dig Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424411"},{"key":"ref24","first-page":"50","article-title":"High thermal robust ReRAM with a new method for suppressing read disturb","author":"terai","year":"2011","journal-title":"IEEE Symp VLSI Technol Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2034670"},{"key":"ref26","first-page":"444","article-title":"Low power operating bipolar TMO ReRAM for sub 10 nm era","author":"lee","year":"2010","journal-title":"Int Electron Devices Meeting Tech Dig Papers"},{"key":"ref25","first-page":"452","article-title":"Diode-less nano-scale $\\hbox{ZrO}_{\\rm x}$<\/tex><\/formula>\/ $\\hbox{HfO}_{\\rm x}$<\/tex><\/formula> RRAM device with excellent switching uniformity and reliability for high-density cross-point memory applications","author":"lee","year":"2010","journal-title":"Int Electron Devices Meeting Tech Dig Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609462"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609461"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535462"},{"key":"ref12","first-page":"52","article-title":"Bi-layered RRAM with unlimited endurance and extremely uniform switching","author":"kim","year":"2011","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419060"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref15","first-page":"293","article-title":"Highly reliable ${\\rm TaO}_{\\rm x}$<\/tex><\/formula> ReRAM and direct evidence of redox reaction mechanism","author":"wei","year":"2008","journal-title":"Int Electron Devices Meeting Tech Dig Papers"},{"key":"ref16","first-page":"440","article-title":"A forming-free Wox resistive memory using a novel self-aligned field enhancement feature with excellent reliability and scalability","author":"chien","year":"2010","journal-title":"Int Electron Devices Meeting Tech Dig Papers"},{"key":"ref17","first-page":"1","article-title":" $\\hbox{CoO}_{\\rm x}$<\/tex><\/formula>-RRAM memory cell technology using recess structure for 128 Kbits memory array","author":"kawabata","year":"2010","journal-title":"Proc the International Memory Workshop (IMW)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703391"},{"key":"ref19","first-page":"101","article-title":"Effect of oxygen migration and interface engineering on resistance switching behavior of reactive metal\/polycrystalline $\\hbox{Pr}_{0.7}\\hbox{Ca}_{0.3}\\hbox{MnO}_{3}$<\/tex> <\/formula> device for nonvolatile memory applications","author":"seong","year":"2009","journal-title":"Int Electron Devices Meeting Tech Dig Papers"},{"key":"ref4","first-page":"258","article-title":"A 64 Mb MRAM with clamped-reference and adequate-reference schemes","author":"tsuchida","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556227"},{"key":"ref6","first-page":"138","article-title":"A 16 Mb MRAM with FORK writing scheme and burst modes","author":"iwata","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810048"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342708"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892207"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2060279"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.840985"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/4.871317"},{"key":"ref48","first-page":"200","article-title":"A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access time and 160 ns MLC-access capability","author":"sheu","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref47","doi-asserted-by":"crossref","first-page":"186","DOI":"10.1109\/JSSC.2008.2007152","article-title":"A 34 MB\/s MLC write throughput 16 Gb NAND with all bit line architecture on 56 nm technology","volume":"44","author":"cernea","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883319"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811704"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/4.881211"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894822"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6466407\/06384825.pdf?arnumber=6384825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:38Z","timestamp":1638217718000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6384825\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":49,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2230515","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,3]]}}}