{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T05:53:59Z","timestamp":1759730039284},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2013,4,1]],"date-time":"2013-04-01T00:00:00Z","timestamp":1364774400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/jssc.2012.2237572","type":"journal-article","created":{"date-parts":[[2013,1,22]],"date-time":"2013-01-22T19:01:34Z","timestamp":1358881294000},"page":"924-931","source":"Crossref","is-referenced-by-count":14,"title":["Highly Energy-Efficient SRAM With Hierarchical Bit Line Charge-Sharing Method Using Non-Selected Bit Line Charges"],"prefix":"10.1109","volume":"48","author":[{"given":"Shinji","family":"Miyano","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinichi","family":"Moriwaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasue","family":"Yamamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Atsushi","family":"Kawasumi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshikazu","family":"Suzuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takayasu","family":"Sakurai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hirofumi","family":"Shinohara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"502","article-title":"A 45 nm single power supply SRAM supporting low voltage operation down to 0.6 V","author":"barasinski","year":"2008","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560336"},{"key":"ref12","first-page":"2752","article-title":"A 4.2 GHz 0.3 mm<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^2$<\/tex><\/formula> 256 kb Dual-Vcc SRAM building block in 65 nm CMOS","author":"khellah","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848032"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914294"},{"key":"ref15","first-page":"317","article-title":"60% cycle time acceleration, 55% energy reduction 32 Kbit SRAM by Auto-Selective Boost (ASB) scheme for slow memory cells in random variations","author":"yamamoto","year":"2012","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref4","first-page":"165","article-title":"Energy efficiency degradation caused by random variation in low-voltage SRAM and 26% energy reduction by Bitline Amplitude Limiting (BAL) scheme","author":"kawasumi","year":"2012","journal-title":"IEEE Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","article-title":"0.4 V SRAM with bit line swing suppression charge share hierarchical bit line scheme","author":"moriwaki","year":"2011","journal-title":"IEEE Custom Integrated Circuits Conf Dig Tech Papers"},{"key":"ref6","first-page":"158","article-title":"A 45 nm 0.6 V cross-point 8T SRAM with negative biased read\/write assist","author":"yabuuchi","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref5","first-page":"60","article-title":"A 13.8 pJ\/Access\/Mbit SRAM with charge collector circuits for effective use of non-selected bit line charges","author":"moriwaki","year":"2012","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006433"},{"key":"ref2","first-page":"178","article-title":"A 280 mV-to-1.1 V 256 b reconfigurable SIMD vector permutation engine with 2-dimensional shuffle in 22 nm CMOS","author":"hsu","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560251"},{"key":"ref9","first-page":"358","article-title":"A 4.4 pJ\/Access 80 MHz, 2 K Word <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\times$<\/tex><\/formula> 64 b memory with write masking feature and variability resilient multi-sized sense amplifier redundancy for wireless sensor nodes applications","author":"sharma","year":"2010","journal-title":"Proc Eur Solid-State Circuits Conf"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6484888\/06416957.pdf?arnumber=6416957","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:38Z","timestamp":1638217718000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6416957\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":15,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2237572","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,4]]}}}