{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T16:25:13Z","timestamp":1769271913556,"version":"3.49.0"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T00:00:00Z","timestamp":1362096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/jssc.2013.2237692","type":"journal-article","created":{"date-parts":[[2013,1,22]],"date-time":"2013-01-22T19:01:34Z","timestamp":1358881294000},"page":"684-697","source":"Crossref","is-referenced-by-count":80,"title":["A 25-Gb\/s 5-mW CMOS CDR\/Deserializer"],"prefix":"10.1109","volume":"48","author":[{"given":"Jun Won","family":"Jung","sequence":"first","affiliation":[]},{"given":"Behzad","family":"Razavi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"couch","year":"1997","journal-title":"Digital and Analog Communication Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2134450"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.918913"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.1985.1074356"},{"key":"ref14","author":"razavi","year":"2003","journal-title":"Design of Integrated Circuits for Optical Communications"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.278358"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634842"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.826812"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845991"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004867"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074291"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884389"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.50303"},{"key":"ref5","first-page":"113","article-title":"A 25-Gb\/s 5-mW CMOS CDR\/deserializer","author":"jung","year":"2012","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052338"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.173122"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075410"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2009.5158087"},{"key":"ref9","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6466407\/06416959.pdf?arnumber=6416959","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:38Z","timestamp":1638217718000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6416959\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":19,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2237692","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,3]]}}}