{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T15:08:39Z","timestamp":1773414519099,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2013,4,1]],"date-time":"2013-04-01T00:00:00Z","timestamp":1364774400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/jssc.2013.2237996","type":"journal-article","created":{"date-parts":[[2013,1,31]],"date-time":"2013-01-31T19:52:19Z","timestamp":1359661939000},"page":"1009-1017","source":"Crossref","is-referenced-by-count":148,"title":["A 7 bit, 3.75 ps Resolution Two-Step Time-to-Digital Converter in 65 nm CMOS Using Pulse-Train Time Amplifier"],"prefix":"10.1109","volume":"48","author":[{"given":"KwangSeok","family":"Kim","sequence":"first","affiliation":[]},{"given":"Young-Hwa","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Wonsik","family":"Yu","sequence":"additional","affiliation":[]},{"given":"SeongHwan","family":"Cho","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585960"},{"key":"ref10","first-page":"174","article-title":"A 20 MHz BW 68 dB DR CT delta-sigma ADC based on a multi-bit time-domain quantizer and feedback element","author":"dhanasekaran","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"242","article-title":"A 1.3 $\\mu$<\/tex><\/formula>W 0.6 V 8.7-ENOB successive approximation ADC in a 0.18 $\\mu$<\/tex> <\/formula>m CMOS","author":"lee","year":"2009","journal-title":"IEEE Int Symp VLSI Circuits Dig"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2020947"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2043169"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123587"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.823449"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280922"},{"key":"ref17","first-page":"1","article-title":"A 3-dimensional Vernier ring time-to-digital converter in 0.13 $\\mu$<\/tex> <\/formula>m CMOS","author":"yu","year":"2010","journal-title":"Proc IEEE CICC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040306"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6045006"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6044929"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585972"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619878"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010109"},{"key":"ref6","first-page":"1","article-title":"An all-digital PLL synthesized from a digital standard cell library in 65 nm CMOS","author":"park","year":"2011","journal-title":"Proc IEEE CICC"},{"key":"ref29","first-page":"192","article-title":"A 7b, 3.75 ps resolution two-step time-to-digital converter in 65 nm CMOS using pulse-train time amplifier","author":"kim","year":"2012","journal-title":"IEEE Int Symp VLSI Circuits Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2063630"},{"key":"ref8","first-page":"246","article-title":"A 9.4-ENOB 1 V 3.8 $\\mu$<\/tex><\/formula>W 100 kS\/s SAR ADC with time-domain comparator","author":"agnes","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055301"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342700"},{"key":"ref9","first-page":"168","article-title":"A 9b 14 $\\mu$<\/tex><\/formula>W 0.06 mm $^2$<\/tex><\/formula> PPM ADC in 90 nm digital CMOS","author":"naraghi","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836345"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2158490"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020961"},{"key":"ref24","first-page":"152","article-title":"A 0.63 ps resolution, 11b pipeline TDC in 0.13 um CMOS","author":"seo","year":"2011","journal-title":"IEEE Int Symp VLSI Circuits Dig"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077110"},{"key":"ref26","first-page":"208","article-title":"Time difference amplifier using closed-loop gain control","author":"nakura","year":"2009","journal-title":"IEEE Int Symp VLSI Circuits Dig"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176609"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6484888\/06425434.pdf?arnumber=6425434","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:39Z","timestamp":1638217719000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6425434\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":30,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2237996","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,4]]}}}