{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:52:20Z","timestamp":1761663140601},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T00:00:00Z","timestamp":1362096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/jssc.2013.2242251","type":"journal-article","created":{"date-parts":[[2013,2,20]],"date-time":"2013-02-20T21:52:22Z","timestamp":1361397142000},"page":"711-723","source":"Crossref","is-referenced-by-count":12,"title":["A 247 \u00b5W 800 Mb\/s\/pin DLL-Based Data Self-Aligner for Through Silicon via (TSV) Interface"],"prefix":"10.1109","volume":"48","author":[{"given":"Soo-Bin","family":"Lim","sequence":"first","affiliation":[]},{"given":"Hyun-Woo","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Junyoung","family":"Song","sequence":"additional","affiliation":[]},{"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542322"},{"key":"ref11","first-page":"48","article-title":"A 283.2 <ref_formula> <tex Notation=\"TeX\">$\\mu$<\/tex><\/ref_formula>W 800 Mbp\/s\/pin DLL-based data self-aligner for Through Silicon Via (TSV) interface","author":"lee","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164731"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109630"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2101751"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306592"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SMIC.2007.322804"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889381"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542310"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref3","first-page":"140","article-title":"A 1.6 V 3.3 Gb\/s GDDR3 DRAM with dual-mode phase- and delay-locked loop using power-noise management with unregulated power supply in 54 nm CMOS","author":"lee","year":"2009","journal-title":"IEEE Int Solid-State Circuit Conf Dig Tech Papers"},{"key":"ref6","first-page":"60","article-title":"Process-design consideration for three dimensional memory integration","author":"iyer","year":"2009","journal-title":"VLSI Tech Symp"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131504"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164710"},{"key":"ref7","year":"0","journal-title":"ITRS2010"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2010.5702714"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349301"},{"key":"ref1","first-page":"127","article-title":"Dual chip memory package","author":"kweon","year":"1995","journal-title":"IEEE Electr Manu Techn Symp Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191027"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2000.852857"},{"key":"ref21","first-page":"1","article-title":"Distributed TSV topology for 3-D power-supply networks","author":"healy","year":"2011","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1004577"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.881215"},{"key":"ref26","year":"2011","journal-title":"JEDEC Standard"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898792"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6466407\/06466432.pdf?arnumber=6466432","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:39Z","timestamp":1638217719000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6466432\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":26,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2242251","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,3]]}}}