{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T15:43:16Z","timestamp":1767973396554,"version":"3.49.0"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/jssc.2013.2247678","type":"journal-article","created":{"date-parts":[[2013,4,19]],"date-time":"2013-04-19T18:02:21Z","timestamp":1366394541000},"page":"1315-1322","source":"Crossref","is-referenced-by-count":35,"title":["A 0.13 \u00b5m 8 Mb Logic-Based Cu$_{\\rm x}$Si$_{\\rm y}$O ReRAM With Self-Adaptive Operation for Yield Enhancement and Power Reduction"],"prefix":"10.1109","volume":"48","author":[{"given":"Xiaoyong","family":"Xue","sequence":"first","affiliation":[]},{"given":"Wenxiang","family":"Jian","sequence":"additional","affiliation":[]},{"given":"Jianguo","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Fanjie","family":"Xiao","sequence":"additional","affiliation":[]},{"given":"Gang","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Shuliu","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Yufeng","family":"Xie","sequence":"additional","affiliation":[]},{"given":"Yinyin","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Ryan","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Qingtian","family":"Zou","sequence":"additional","affiliation":[]},{"given":"Jingang","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"200","article-title":"A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access time and 160 ns MLC-access capability","author":"sheu","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"434","article-title":"A 0.5 V 4 Mb logic-process compatible embedded resistive RAM (ReRAM) in 65 nm CMOS using low-voltage current-mode sensing scheme with 45 ns random read time","author":"chang","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.923319"},{"key":"ref13","first-page":"89","article-title":"A novel <ref_formula> <tex Notation=\"TeX\">${\\rm Cu}_{\\rm x}{\\rm Si}_{\\rm y}{\\rm O}$<\/tex><\/ref_formula> resistive memory in logic technology with excellent data retention and resistance distribution for embedded applications","author":"wang","year":"2010","journal-title":"Symp on VLSI Tech"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523163"},{"key":"ref4","first-page":"1","article-title":"Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust <ref_formula> <tex Notation=\"TeX\">${\\rm HfO}_{2}$<\/tex><\/ref_formula> based ReRAM","author":"chen","year":"2008","journal-title":"IEEE IEDM"},{"key":"ref3","first-page":"767","article-title":"Low power and high speed switching of Ti-doped NiO ReRAM under the unipolar voltage source of less than 3 V","author":"kinoshita","year":"2007","journal-title":"IEEE IEDM"},{"key":"ref6","first-page":"260","article-title":"A 0.13 <ref_formula> <tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> 64 Mb multi-layered conductive metal-oxide memory","author":"j chevallier","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"452","article-title":"Diode-less nano-scale <ref_formula> <tex Notation=\"TeX\">${\\rm ZrO}_{\\rm x}\/{\\rm HfO}_{\\rm x}$<\/tex><\/ref_formula> ReRAM device with excellent switching uniformity and reliability for high-density cross-point memory applications","author":"lee","year":"2010","journal-title":"IEEE IEDM"},{"key":"ref8","first-page":"210","article-title":"A 4 Mb conductive-bridge resistive memory with 2.3 GB\/s read-throughput and 216 MB\/s program-throughput","author":"otsuka","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"432","article-title":"An 8 Mb multi-layered cross-point RRAM macro with 443 MB\/s write throughput","author":"kawahara1","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609461"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892207"},{"key":"ref1","first-page":"587","article-title":"Highly scalable nonvolatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses","author":"lee","year":"2004","journal-title":"IEEE IEDM"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6506121\/06471780.pdf?arnumber=6471780","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T18:48:53Z","timestamp":1640285333000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6471780\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":14,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2247678","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,5]]}}}