{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T18:52:43Z","timestamp":1773773563239,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/jssc.2013.2252513","type":"journal-article","created":{"date-parts":[[2013,4,2]],"date-time":"2013-04-02T18:26:39Z","timestamp":1364927199000},"page":"1138-1150","source":"Crossref","is-referenced-by-count":68,"title":["A linearized, low-phase-noise VCO-based 25-GHz PLL with autonomic biasing"],"prefix":"10.1109","volume":"48","author":[{"given":"Bodhisatwa","family":"Sadhu","sequence":"first","affiliation":[]},{"given":"Mark A.","family":"Ferriss","sequence":"additional","affiliation":[]},{"given":"Arun S.","family":"Natarajan","sequence":"additional","affiliation":[]},{"given":"Soner","family":"Yaldiz","sequence":"additional","affiliation":[]},{"given":"Jean-Olivier","family":"Plouchart","sequence":"additional","affiliation":[]},{"given":"Alexander V.","family":"Rylyakov","sequence":"additional","affiliation":[]},{"given":"Alberto","family":"Valdes-Garcia","sequence":"additional","affiliation":[]},{"given":"Benjamin D.","family":"Parker","sequence":"additional","affiliation":[]},{"given":"Aydin","family":"Babakhani","sequence":"additional","affiliation":[]},{"given":"Scott","family":"Reynolds","sequence":"additional","affiliation":[]},{"given":"Xin","family":"Li","sequence":"additional","affiliation":[]},{"given":"Larry","family":"Pileggi","sequence":"additional","affiliation":[]},{"given":"Ramesh","family":"Harjani","sequence":"additional","affiliation":[]},{"given":"Jose","family":"Tierno","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Friedman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807401"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842851"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1966.4682"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908689"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405703"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.119"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2009454"},{"key":"ref17","first-page":"252","article-title":"A 17.5-to-20.94 GHz and 35-to-41.88 GHz PLL in 65 nm CMOS for wireless HD applications","author":"richard","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143950"},{"key":"ref19","first-page":"494","article-title":"A 57-to-66 GHz quadrature PLL in 45 nm digital CMOS","author":"scheir","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055416"},{"key":"ref3","article-title":"A 21.8&#x2013;27.5 GHz PLL in 32 nm SOI using <ref_formula><tex Notation=\"TeX\">$G_{m}$<\/tex><\/ref_formula> linearization to achieve <ref_formula><tex Notation=\"TeX\">$-$<\/tex><\/ref_formula>130 dBc\/Hz phase noise at 10 MHz offset from a 22 GHz carrier","author":"sadhu","year":"2012","journal-title":"Proc IEEE Radio Frequency Integr Circuits Symp"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.924852"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2002.1045341"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920351"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239114"},{"key":"ref2","first-page":"278","article-title":"A 21.7-to-27.8 GHz 2.6-degrees-rms 40 mW frequency synthesizer in 45 nm CMOS for mm-wave communication applications","author":"osorio","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref1","first-page":"482","article-title":"A 28 GHz low-phase-noise CMOS VCO using an amplitude-redistribution technique","author":"wachi","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.766810"},{"key":"ref20","first-page":"484","article-title":"A 39.1-to-41.6 GHz <ref_formula> <tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> fractional-N frequency synthesizer in 90 nm CMOS","author":"pellerano","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6506121\/06492122.pdf?arnumber=6492122","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:39Z","timestamp":1638217719000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6492122\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":20,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2252513","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,5]]}}}