{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T13:58:14Z","timestamp":1766066294991},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T00:00:00Z","timestamp":1372636800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/jssc.2013.2253407","type":"journal-article","created":{"date-parts":[[2013,4,4]],"date-time":"2013-04-04T19:15:21Z","timestamp":1365102921000},"page":"1721-1729","source":"Crossref","is-referenced-by-count":16,"title":["A Digital Fractional-N PLL With a PVT and Mismatch Insensitive TDC Utilizing Equivalent Time Sampling Technique"],"prefix":"10.1109","volume":"48","author":[{"given":"Hyung Seok","family":"Kim","sequence":"first","affiliation":[]},{"given":"Carlos","family":"Ornelas","sequence":"additional","affiliation":[]},{"given":"Kailash","family":"Chandrashekar","sequence":"additional","affiliation":[]},{"given":"Dan","family":"Shi","sequence":"additional","affiliation":[]},{"given":"Pin-en","family":"Su","sequence":"additional","affiliation":[]},{"given":"P.","family":"Madoglio","sequence":"additional","affiliation":[]},{"given":"W.Y.","family":"Li","sequence":"additional","affiliation":[]},{"given":"A.","family":"Ravi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"464","article-title":"A 13 b 315 fsrms 2 mW 500 MS\/s 1 MHz bandwidth highly digital time-to-digital converter using switched ring oscillators","author":"elshazly","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","article-title":"An all-digital PLL synthesized from a digital standard cell library in 64 nm CMOS","author":"park","year":"2011","journal-title":"Proc Custom Integrated Circuits Conf (CICC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185190"},{"key":"ref13","article-title":"A digital fractional-n PLL with a 3 mW 0.004 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\hbox {mm}}^{2}$<\/tex> <\/formula> 6-bit PVT and mismatch insensitive TDC","author":"kim","year":"2012","journal-title":"Proc Eur Solid State Circuit Conf (ESSCIRC)"},{"key":"ref14","year":"0"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.916845"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177048"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800969"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.972142"},{"key":"ref19","first-page":"596","article-title":"A continuously tuned varactor array","volume":"9","author":"bruss","year":"2012","journal-title":"IEEE Microw Wireless Compon Lett"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.823449"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.231325"},{"key":"ref6","first-page":"143","article-title":"A 9.2?12 GHz, 90 nm digital fractional-N synthesizer with stochastic TDC calibration and <formula formulatype=\"inline\"><tex Notation=\"TeX\">${-}{35}\/{-}{41}~{\\hbox {dBc}}$<\/tex> <\/formula> integrated phase noise in the 5\/2.5 GHz bands","author":"ravi","year":"2010","journal-title":"Proc IEEE Int Symp VLSI Circuits Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2197130"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077370"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191676"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048086"},{"key":"ref22","first-page":"137","article-title":"A 32 nm low power RF CMOS SOC technology featuring high-k\/metal gate","author":"vandervoorn","year":"2010","journal-title":"IEEE Int VLSI Technol Symp"},{"key":"ref21","first-page":"70","article-title":"A reconfiguralble distributed all-digital clock generator core with SSC and skew correction in 22 nm high-k tri-gate LP CMOS","author":"li","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6545290\/06494316.pdf?arnumber=6494316","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:40Z","timestamp":1638217720000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6494316\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":22,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2253407","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7]]}}}