{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T17:14:44Z","timestamp":1773249284400,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T00:00:00Z","timestamp":1370044800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/jssc.2013.2253412","type":"journal-article","created":{"date-parts":[[2013,5,31]],"date-time":"2013-05-31T15:50:20Z","timestamp":1370015420000},"page":"1511-1520","source":"Crossref","is-referenced-by-count":77,"title":["A 1 Mb Nonvolatile Embedded Memory Using 4T2MTJ Cell With 32 b Fine-Grained Power Gating Scheme"],"prefix":"10.1109","volume":"48","author":[{"given":"Takashi","family":"Ohsawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroki","family":"Koike","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sadahiko","family":"Miura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroaki","family":"Honjo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keizo","family":"Kinoshita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shoji","family":"Ikeda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"Hanyu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideo","family":"Ohno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tetsuo","family":"Endoh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"256","article-title":"Negative-resistance read and write scheme for STT-RAM in 0.13 mm CMOS","author":"halupka","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"296","article-title":"A 45 nm 1 Mb embedded STT-MRAM with design techniques to minimize read-disturbance","author":"kim","year":"2011","journal-title":"2011 Symp VLSI Circuits Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2147050"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.51.040212"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243782"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271663"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040120"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.48.043001"},{"key":"ref19","article-title":"No exponential is forever: But ?Forever? can be delayed!","author":"moore","year":"2003","journal-title":"IEEE ISSCC Dig Tech Papers Plenary 1 1"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494081"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052743"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2138142"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2011.F-1-2"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/23.819103"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079430"},{"key":"ref1","first-page":"118","article-title":"A dual-core multi-threaded Xeon processor with 16 MB L3 cache","author":"rusu","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.51.02BD01"},{"key":"ref20","year":"2011","journal-title":"System drivers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234386"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6518166\/06495490.pdf?arnumber=6495490","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T12:47:38Z","timestamp":1640263658000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6495490\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":21,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2253412","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,6]]}}}