{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:35:16Z","timestamp":1765355716682},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T00:00:00Z","timestamp":1370044800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/jssc.2013.2253414","type":"journal-article","created":{"date-parts":[[2013,4,29]],"date-time":"2013-04-29T18:03:04Z","timestamp":1367258584000},"page":"1398-1415","source":"Crossref","is-referenced-by-count":32,"title":["A Bang-Bang Clock and Data Recovery Using Mixed Mode Adaptive Loop Gain Strategy"],"prefix":"10.1109","volume":"48","author":[{"family":"Hyung-Joon Jeon","sequence":"first","affiliation":[]},{"given":"R.","family":"Kulkarni","sequence":"additional","affiliation":[]},{"family":"Yung-Chung Lo","sequence":"additional","affiliation":[]},{"family":"Jusung Kim","sequence":"additional","affiliation":[]},{"given":"J.","family":"Silva-Martinez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220502"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925948"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082272"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884389"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176635"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021913"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825259"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075410"},{"key":"ref17","year":"0","journal-title":"Predictive Technology Model"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1995.521439"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048505"},{"key":"ref28","first-page":"34","author":"walker","year":"2003","journal-title":"Phase-Locking in High Performance Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.859502"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883334"},{"key":"ref3","first-page":"268","article-title":"A 0.18 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS hot-standby phase-locked loop using a noise-immune adaptive-gain voltage-controlled oscillator","author":"mizuno","year":"1995","journal-title":"IEEE Int Solid-State Circuits Conf 1995 Dig Tech Papers"},{"key":"ref6","first-page":"1296","article-title":"Improving CDR performance via estimation","author":"lee","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.840089"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465727"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001870"},{"key":"ref7","first-page":"353","article-title":"A 3.2 Gb\/s oversampling CDR with improved jitter tolerance","author":"brownlee","year":"2007","journal-title":"Proc IEEE Custom Integrated Circuits Conf CICC'07"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.931647"},{"key":"ref9","first-page":"190","article-title":"A 250 Mb\/s-to-3.4 Gb\/s HDMI receiver with adaptive loop updating frequencies and an adaptive equalizer","author":"luo","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2008.2011366"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/40.653023"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2017973"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.881204"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804337"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831600"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.924127"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"1213","DOI":"10.1109\/TCSI.2008.916439","article-title":"A full on-chip CMOS clock-and-data recovery IC for OC-192 applications","volume":"55","author":"li","year":"2008","journal-title":"IEEE Trans Circuits Syst I Reg Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6518166\/06509992.pdf?arnumber=6509992","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:41Z","timestamp":1638217721000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6509992\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":31,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2253414","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,6]]}}}