{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:03:41Z","timestamp":1740132221217,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1110838"],"award-info":[{"award-number":["1110838"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/jssc.2013.2255192","type":"journal-article","created":{"date-parts":[[2013,4,11]],"date-time":"2013-04-11T18:02:00Z","timestamp":1365703320000},"page":"1237-1249","source":"Crossref","is-referenced-by-count":20,"title":["Post-Si Programmable ESD Protection Circuit Design: Mechanisms and Analysis"],"prefix":"10.1109","volume":"48","author":[{"given":"Xin","family":"Wang","sequence":"first","affiliation":[]},{"given":"Zitao","family":"Shi","sequence":"additional","affiliation":[]},{"given":"Jian","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Lin","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Hui","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Li","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Rui","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Chen","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Zongyu","family":"Dong","sequence":"additional","affiliation":[]},{"given":"Siqiang","family":"Fan","sequence":"additional","affiliation":[]},{"given":"He","family":"Tang","sequence":"additional","affiliation":[]},{"given":"Albert","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yuhua","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Bin","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Zhigang","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Baoyong","family":"Chi","sequence":"additional","affiliation":[]},{"given":"Tian-Ling","family":"Ren","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820883"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2010586"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1063\/1.2123377"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1995.499252"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.3110183"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NMDC.2006.4388936"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/16.936709"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.891301"},{"key":"ref18","first-page":"927","article-title":"An embedded 90 nm SONOS nonvolatile memory utilizing hot electron programming and uniform tunnel erase","author":"swift","year":"2003","journal-title":"IEEE IEDM Tech Dig"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.887219"},{"key":"ref4","first-page":"28","article-title":"Whole-chip ESD protection design verification by CAD","author":"lin","year":"2009","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref3","first-page":"1","article-title":"Maximizing ESD design window by optimizing gate bias for cascaded drivers in 45 nm and beyond SOI technologies","author":"mitra","year":"2010","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2010.2057234"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.850652"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010828"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.856040"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2118290"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897120"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/9781119991137"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2051489"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2012.6242299"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/16.918234"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.891301"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"995","DOI":"10.1109\/JSSC.2003.811978","article-title":"A mixed-mode ESD protection circuit simulation-design methodology","volume":"38","author":"feng","year":"2003","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.919713"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1063\/1.3257381"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6506121\/06497071.pdf?arnumber=6497071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:41Z","timestamp":1638217721000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6497071\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":26,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2255192","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2013,5]]}}}