{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T17:15:23Z","timestamp":1718039723533},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/jssc.2013.2258831","type":"journal-article","created":{"date-parts":[[2013,7,19]],"date-time":"2013-07-19T18:04:22Z","timestamp":1374257062000},"page":"1986-1994","source":"Crossref","is-referenced-by-count":7,"title":["Increase of Crosstalk Noise Due to Imbalanced Threshold Voltage Between nMOS and pMOS in Subthreshold Logic Circuits"],"prefix":"10.1109","volume":"48","author":[{"given":"Hiroshi","family":"Fuketa","sequence":"first","affiliation":[]},{"given":"Ryo","family":"Takahashi","sequence":"additional","affiliation":[]},{"given":"Makoto","family":"Takamiya","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Nomura","sequence":"additional","affiliation":[]},{"given":"Hirofumi","family":"Shinohara","sequence":"additional","affiliation":[]},{"given":"Takayasu","family":"Sakurai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.95"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280882"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2034233"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/66.827347"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/16.249433"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330689"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.953489"},{"key":"ref2","first-page":"486","article-title":"13% power reduction in 16 b integer unit in 40 nm CMOS by adaptive power supply voltage control with parity-based error prediction and detection (PEPD) and fully integrated digital LDO","author":"hirairi","year":"2012","journal-title":"Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.594834"},{"key":"ref1","author":"wang","year":"2006","journal-title":"Sub-Threshold Design for Ultra Low-Power Systems"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6564404\/06515395.pdf?arnumber=6515395","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:41Z","timestamp":1638217721000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6515395\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":10,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2258831","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,8]]}}}