{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,27]],"date-time":"2025-12-27T03:44:22Z","timestamp":1766807062875},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/jssc.2013.2258832","type":"journal-article","created":{"date-parts":[[2013,5,20]],"date-time":"2013-05-20T18:44:01Z","timestamp":1369075441000},"page":"1783-1794","source":"Crossref","is-referenced-by-count":31,"title":["A 2.3 mW 10-bit 170 MS\/s Two-Step Binary-Search Assisted Time-Interleaved SAR ADC"],"prefix":"10.1109","volume":"48","author":[{"given":"Si-Seng","family":"Wong","sequence":"first","affiliation":[]},{"given":"U-Fat","family":"Chio","sequence":"additional","affiliation":[]},{"given":"Yan","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Sai-Weng","family":"Sin","sequence":"additional","affiliation":[]},{"given":"Seng-Pan","family":"U","sequence":"additional","affiliation":[]},{"given":"Rui Paulo","family":"Martins","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"236","article-title":"A 0.92 mW 10-bit 50-MS\/s SAR ADC in 0.13 $\\mu$<\/tex> <\/formula>m CMOS process","author":"liu","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433970"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123603"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164961"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560246"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2050937"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"2631","DOI":"10.1109\/JSSC.2008.2006315","article-title":"A 150 MS\/s 133 $\\mu$<\/tex><\/ref_formula>W 7 bit ADC in 90 m digital CMOS","volume":"43","author":"van der plas","year":"2008","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref18","first-page":"80","article-title":"A 5b 800 MS\/s 2 mW asynchronous binary-search ADC in 65 nm CMOS","author":"lin","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref19","first-page":"73","article-title":"A 4.8-bit ENOB 5-bit 500 MS\/s binary-search ADC with minimized number of comparators","author":"wong","year":"2011","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref4","first-page":"300","article-title":"A 10b 100 MS\/s 4.5 mW pipelined ADC with a time sharing technique","author":"huang","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055421"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123604"},{"key":"ref5","first-page":"1","article-title":"A 9.15 mW 0.22 mm $^{2}$<\/tex><\/ref_formula> 10b 204 MS\/s pipelined SAR ADC in 65 nm CMOS","author":"jeon","year":"2010","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619890"},{"key":"ref7","first-page":"256","article-title":"A 12-bit 110 MS\/s 4-stage single-opamp pipelined SAR ADC with ratio-based GEC technique","author":"wang","year":"2012","journal-title":"Proc ESSCIRC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234320"},{"key":"ref9","first-page":"380","article-title":"A 12b 22.5\/45 MS\/s 3.0 mW 0.059 mm $^{2}$<\/tex><\/ref_formula> CMOS SAR ADC achieving over 90 dB SFDR","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891683"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048139"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2011.6157233"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2009.5423836"},{"key":"ref24","first-page":"75","author":"gustavsson","year":"2000","journal-title":"CMOS Data Converters for Communications"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026358"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2011.6043594"},{"key":"ref25","first-page":"-369i","article-title":"A generalized timing-skewfree, multi-phase clock generation platform for parallel sampled-data systems","volume":"1","author":"sin","year":"2004","journal-title":"Proc IEEE ISCAS"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/iel7\/4\/6564404\/06517524.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6564404\/06517524.pdf?arnumber=6517524","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:41Z","timestamp":1638217721000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6517524\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":26,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2258832","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,8]]}}}