{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T02:42:58Z","timestamp":1777430578309,"version":"3.51.4"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/jssc.2013.2259031","type":"journal-article","created":{"date-parts":[[2013,6,26]],"date-time":"2013-06-26T18:01:25Z","timestamp":1372269685000},"page":"1829-1841","source":"Crossref","is-referenced-by-count":55,"title":["A Digital Phase-Locked Loop With Calibrated Coarse and Stochastic Fine TDC"],"prefix":"10.1109","volume":"48","author":[{"given":"Amer","family":"Samarah","sequence":"first","affiliation":[]},{"given":"Anthony Chan","family":"Carusone","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055303"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2076591"},{"key":"ref10","author":"robert","year":"2006","journal-title":"All-Digital Frequency Synthesizer in Deep-Submicron CMOS"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040306"},{"key":"ref12","first-page":"143","article-title":"A 9.2?12 GHz, 90 nm digital fractional-N synthesizer with stochastic TDC calibration and <formula formulatype=\"inline\"> <tex Notation=\"TeX\">${-}35\/{-}41$<\/tex><\/formula> dBc integrated phase noise in the 5\/2.5 GHz bands","author":"ravi","year":"2010","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280922"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2197130"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.832902"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"ref17","first-page":"548","article-title":"90 nm 4.7 ps-resolution 0.7-LSB single-shot precision and 19 pJ-per-shot local passive interpolation time-to-digital converter with on-chip characterization","author":"henzler","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010109"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2000.852849"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908763"},{"key":"ref27","first-page":"344","article-title":"A 3 GHz fractional-N all-digital PLL with precise time-to-digital converter calibration and mismatch correction","author":"weltin-wu","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373439"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560320"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022304"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"ref7","first-page":"150","article-title":"A 3 MHz bandwidth low noise RF all digital PLL with 12 ps resolution time to digital converter","author":"tonietto","year":"2006","journal-title":"Proc 32nd Eur Solid-State Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077370"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2009.4907419"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463538"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523126"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724626"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330576"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052232"},{"key":"ref23","first-page":"193","article-title":"A digital fractional-N PLL with a 3 mW 0.004 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^2$<\/tex><\/formula> 6-bit PVT and mismatch insensitive TDC","author":"kim","year":"2012","journal-title":"Proc ESSCIRC"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819132"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2003.816814"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6564404\/06547759.pdf?arnumber=6547759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:41Z","timestamp":1638217721000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6547759\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":31,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2259031","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,8]]}}}