{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:04:56Z","timestamp":1761581096059},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/jssc.2013.2262735","type":"journal-article","created":{"date-parts":[[2013,6,4]],"date-time":"2013-06-04T18:01:56Z","timestamp":1370368916000},"page":"2239-2249","source":"Crossref","is-referenced-by-count":3,"title":["A 6T-SRAM With a Post-Process Electron Injection Scheme That Pinpoints and Simultaneously Repairs Disturb Fails for 57% Less Read Delay and 31% Less Read Energy"],"prefix":"10.1109","volume":"48","author":[{"given":"Kousuke","family":"Miyaji","sequence":"first","affiliation":[]},{"given":"Toshikazu","family":"Suzuki","sequence":"additional","affiliation":[]},{"given":"Shinji","family":"Miyano","sequence":"additional","affiliation":[]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.869786"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014208"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2024014"},{"key":"ref13","first-page":"356","article-title":"A 0.5 V 100 MHz PD-SOI SRAM with enhanced read stability and write margin by asymmetric MOSFET and forward body bias","author":"nii","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","first-page":"148","article-title":"Post-Fabrication self-convergence scheme for suppressing variability in SRAM cells and logic transistors","author":"suzuki","year":"2009","journal-title":"IEEE Symp VLSI Tech Dig"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556223"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617631"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357218"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2147030"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E95.C.564"},{"key":"ref4","first-page":"254","article-title":"A 64 Mb SRAM in 32 nm high-k metal-gate SOI technology with 0.7 V operation enabled by stability, write-ability and read-ability enhancements","author":"pilo","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123628"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2174026"},{"key":"ref3","first-page":"230","article-title":"A 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active ${\\rm V}_{\\rm MIN}$<\/tex><\/formula>-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864124"},{"key":"ref5","first-page":"158","article-title":"A 45 nm 0.6 V cross-point 8T SRAM with negative biased read\/write assist","author":"yabuuchi","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892153"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref2","first-page":"346","article-title":"A 32 nm high-$\\kappa$<\/tex> <\/formula> metal gate SRAM with adaptive dynamic stability enhancement or low-voltage operation","author":"nho","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917506"},{"key":"ref1","first-page":"458","article-title":"A process-variation-tolerant dual-power-supply SRAM with 0.179 mm$^2$<\/tex> <\/formula> cell in 40 nm CMOS using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176989"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SNW.2012.6243348"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2206504"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.871315"},{"key":"ref23","first-page":"94","article-title":"Megabit-class size-configurable 250-MHz SRAM macrocells with a squashed-memory-cell architecture","volume":"e82 c","author":"shibata","year":"1999","journal-title":"IEICE Trans Electron"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/16.784186"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6583962\/06523110.pdf?arnumber=6523110","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:42Z","timestamp":1638217722000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6523110\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":28,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2262735","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,9]]}}}