{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T12:06:28Z","timestamp":1762430788891},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/jssc.2013.2271859","type":"journal-article","created":{"date-parts":[[2013,7,24]],"date-time":"2013-07-24T22:51:52Z","timestamp":1374706312000},"page":"3067-3079","source":"Crossref","is-referenced-by-count":75,"title":["SAW-Less Analog Front-End Receivers for TDD and FDD"],"prefix":"10.1109","volume":"48","author":[{"given":"Ivan","family":"Fabiano","sequence":"first","affiliation":[]},{"given":"Marco","family":"Sosio","sequence":"additional","affiliation":[]},{"given":"Antonio","family":"Liscidini","sequence":"additional","affiliation":[]},{"given":"Rinaldo","family":"Castello","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.340424"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2117010"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2144110"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032272"},{"key":"ref13","first-page":"222","article-title":"A 0.2-to-2.0 GHz 65 nm CMOS receiver without LNA achieving <formula formulatype=\"inline\"><tex Notation=\"TeX\">$&#x003E;{11}~{\\rm dBm}$<\/tex><\/formula> IIP3 and <formula formulatype=\"inline\"><tex Notation=\"TeX\">$&#60; \\hbox{6.5 dB}$<\/tex><\/formula> NF","author":"soer","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077151"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109570"},{"key":"ref16","first-page":"364","article-title":"A SAW-less GSM\/GPRS\/EDGE receiver embedded in a 65 nm CMOS SoC","author":"lu","year":"2011","journal-title":"Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref17","first-page":"62","article-title":"A 40 nm CMOS highly linear 0.4-to-6 GHz receiver resilient to 0 dBm out-of-band blockers","author":"borremans","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref18","author":"razavi","year":"1998","journal-title":"RF Microelectronics"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"2609","DOI":"10.1109\/JSSC.2005.857426","article-title":"GM-boosted common-gate LNA and differential colpitts VCO\/QVCO in <formula formulatype=\"inline\"><tex Notation=\"TeX\">$0.18- \\mu{\\rm m}$<\/tex><\/formula> CMOS","volume":"40","author":"li","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249440"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052233"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1052012"},{"key":"ref3","first-page":"41","article-title":"<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$1\/f$<\/tex><\/formula> noise in passive CMOS mixers for low and zero if integrated receivers","author":"redman-white","year":"2001","journal-title":"Proc Solid-State Circuits Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2009.5135479"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977392"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.720394"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2234993"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2043014"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217832"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1960.tb03962.x"},{"key":"ref1","year":"2013","journal-title":"?Digital Cellular Telecommunications System (Phase 2+) Radio Transmission and Reception"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.868049"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.341736"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2166657"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2056831"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2188458"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884332"},{"key":"ref25","first-page":"162","article-title":"A 40 MHz-to-1 GHz fully integrated multistandard silicon tuner in 80 nm CMOS","author":"bernardinis","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6671390\/06567990.pdf?arnumber=6567990","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:43Z","timestamp":1638217723000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6567990\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":30,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2271859","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,12]]}}}