{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T05:07:34Z","timestamp":1768453654825,"version":"3.49.0"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T00:00:00Z","timestamp":1380585600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/jssc.2013.2273835","type":"journal-article","created":{"date-parts":[[2013,8,6]],"date-time":"2013-08-06T18:01:45Z","timestamp":1375812105000},"page":"2558-2569","source":"Crossref","is-referenced-by-count":52,"title":["A Sub-0.3 V Area-Efficient L-Shaped 7T SRAM With Read Bitline Swing Expansion Schemes Based on Boosted Read-Bitline, Asymmetric-V$_{\\rm TH}$ Read-Port, and Offset Cell VDD Biasing Techniques"],"prefix":"10.1109","volume":"48","author":[{"given":"Meng-Fan","family":"Chang","sequence":"first","affiliation":[]},{"given":"Ming-Pin","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Lai-Fu","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Shu-Meng","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Yao-Jen","family":"Kuo","sequence":"additional","affiliation":[]},{"given":"Jui-Jen","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Hsiu-Yun","family":"Su","sequence":"additional","affiliation":[]},{"given":"Yuan-Hua","family":"Chu","sequence":"additional","affiliation":[]},{"given":"Wen-Ching","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Tzu-Yi","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Hiroyuki","family":"Yamauchi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2229068"},{"key":"ref38","first-page":"112","article-title":"A 260 mV L-shaped 7T SRAM with Bit-Line (BL) swing expansion schemes based on boosted BL, asymmetric-V<ref_formula> <tex Notation=\"TeX\">$_{\\rm TH}$<\/tex><\/ref_formula> read-port, and offset cell VDD biasing techniques","author":"chen","year":"2012","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref33","first-page":"2592","article-title":"A 256 kb sub-threshold <?Pub _bookmark Command=\"[Quick Mark]\"?>SRAM in 65 nm CMOS","author":"calhoun","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2091321"},{"key":"ref31","first-page":"560","article-title":"A 100 MHz to 1 GHz, 0.35 V to 1.5 V supply 256 <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex><\/ref_formula> 64 SRAM block using symmetrized 9T SRAM cell with controlled read","author":"verkila","year":"2008","journal-title":"Proc Conf VLSI Design"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915499"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.881549"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref35","first-page":"330","article-title":"A high-density subthreshold SRAM with data-independent bitline leakage and virtual ground replica scheme","author":"kim","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.2"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373427"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2230515"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523220"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586010"},{"key":"ref13","first-page":"2572","article-title":"A 4.2 GHz 0.3 mm<ref_formula> <tex Notation=\"TeX\">$^{2}$<\/tex><\/ref_formula> 256 Kb dual-V<ref_formula> <tex Notation=\"TeX\">$_{\\rm CC}$<\/tex><\/ref_formula> SRAM building block in 65 nm CMOS","author":"khellah","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827796"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864124"},{"key":"ref16","first-page":"211","article-title":"A 45 nm dual-port SRAM with write and read capability enhancement at low voltage","author":"wang","year":"2007","journal-title":"Proc IEEE Int SOC Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705286"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014009"},{"key":"ref19","first-page":"356","article-title":"A 0.5 V 100 MHz PD-SOI with enhanced read stability and write margin by asymmetric MOSFET and forward body bias","author":"nii","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020201"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907998"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705289"},{"key":"ref6","first-page":"386","article-title":"A 100 nm double-stacked 500 Mhz 72 Mb separate-I\/O synchronous SRAM with automatic cell-bias scheme and adaptive block redundancy","author":"sohn","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109440"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891648"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001872"},{"key":"ref7","first-page":"458","article-title":"A process-variation-tolerant dual-power-supply SRAM with 0.179 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}2$<\/tex><\/ref_formula> cell in 40 nm CMOS using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494078"},{"key":"ref20","first-page":"148","article-title":"Post-fabrication self-convergence scheme for suppressing variability in SRAM cells and logic transistors","author":"suzuki","year":"2009","journal-title":"Symp VLSI Technology Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164968"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2147030"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"ref26","first-page":"250","article-title":"<ref_formula><tex Notation=\"TeX\">$6.6+{\\rm GHz}$<\/tex><\/ref_formula> low Vmin, read and half select disturb-free 1.2 Mb SRAM","author":"joshi","year":"2007","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref25","first-page":"254","article-title":"A 45 nm 2port 8T-SRAM using hierarchical replica bitline technique with immunity from simultaneous R\/W access issues","author":"ishikura","year":"2007","journal-title":"Symp VLSI Circuits Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6605547\/06575157.pdf?arnumber=6575157","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:43Z","timestamp":1638217723000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6575157\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":40,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2273835","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,10]]}}}